|
|
 |
Advanced Monolithic Systems, Inc.
|
Part No. |
BW1221L2CLK
|
OCR Text |
...2nd channel clock input vref ai pia_bb reference voltage input comp ai pia_bb external capacitance connection pd di picc_bb power-down high enable iref ai pia_bb external resistor connection vdda ap vdda analog power vddd dp vddd digital po... |
Description |
Rad hard low voltage CMOS 16-bit bus buffer transceiver (3-state) with 3.6 V tolerant inputs and outputs BW1221L_2CLK 10位|数据资料
|
File Size |
131.86K /
11 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress Semiconductor Corp.
|
Part No. |
CY7C344
|
OCR Text |
...rogrammable interconnect array (pia) simplifies routing flexible macrocells increase utilization programmable clock control expander product terms implement complex logic functions ? warp2 ? low-cost vhdl compiler for cplds and plds ... |
Description |
Universal Synchronous EPLD(通用同步EPLD) 通用同步可编程逻辑器件(通用同步可编程逻辑器件
|
File Size |
95.64K /
6 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cirrus Logic, Inc.
|
Part No. |
CY7C343-25JC CY7C343-35HI CY7C343-25HC
|
OCR Text |
...ramma- ble inter-connect array (pia). there are 8 input pins, one that doubles as a clock pin when needed. the cy7c343 also has 28 i/o pins, each connected to a macrocell (6 for labs a and c, and 8 for labs b and d). the remaining 36 macroc... |
Description |
UV-Erasable/OTP Complex PLD UV-Erasable/OTP复杂可编程逻辑器件
|
File Size |
214.64K /
18 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|