| |
|
 |
QuickLogic
|
| Part No. |
QL3012
|
| OCR Text |
pasic t4 ee Sh Usable PLD Gate pasic 3 FPGA Combining High Performance * * * * * a 12,000 t * and High Density a D Highlights Eight Low-Skew Distributed Device . w Networks w Performance & High Density Two array clock/control networks avail... |
| Description |
qASIC 3 FPGA
|
| File Size |
158.78K /
16 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
QuickLogic
|
| Part No. |
QL24X32B_DS QL24X32B-1PQ208I
|
| OCR Text |
pasic(R) 1 Family Very-High-Speed CMOS FPGA
pasic HIGHLIGHTS Very High Speed - ViaLink(R) metal-to-metal programmable-via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns. High Usable Density - An... |
| Description |
Very-high-speed CMOS FPGA, pasic1 family.
From old datasheet system
|
| File Size |
514.47K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
QuickLogic Corporation
|
| Part No. |
QL3004
|
| OCR Text |
pasic 3 FPGA Data Sheet
******
4,000 Usable PLD Gate pasic 3 FPGA Combining High Performance and High Density
Device Highlights
High Performance & High Density
* 4,000 Usable PLD Gates with 74 I/Os * 300 MHz www.DataSheet4U.com16-bit... |
| Description |
PLD Gate pasic 3 FPGA Combining High Performance and High Density
|
| File Size |
194.93K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
QuickLogic Corporation
|
| Part No. |
QL3006
|
| OCR Text |
...0 usable PLD gate member of the pasic 3 family of FPGAs. pasic 3 FPGAs are fabricated on a 0.35 m four-layer metal process using QuickLogic's patented ViaLink technology to provide a unique combination of high performance, high density, low... |
| Description |
PLD Gate pasic 3 FPGA Combining High Performance and High Density
|
| File Size |
210.82K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
QuickLogic Corporation
|
| Part No. |
QL3025
|
| OCR Text |
pasic 3 FPGA Data Sheet
******
25,000 Usable PLD Gate pasic 3 FPGA Combining High Performance and High Density
Device Highlights
High Performance & High Density
* 25,000 Usable PLD Gates with 204 I/Os * 300 MHz www.DataSheet4U.com16-... |
| Description |
PLD Gate pasic 3 FPGA Combining High Performance and High Density
|
| File Size |
219.22K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
QuickLogic Corporation
|
| Part No. |
QL3060
|
| OCR Text |
pasic 3 FPGA Data Sheet
******
60,000 Usable PLD Gate pasic 3 FPGA Combining High Performance and High Density
Device Highlights
High Performance & High Density
* 60,000 Usable PLD Gates with 316 I/Os * 300 MHz www.DataSheet4U.com16-... |
| Description |
PLD Gate pasic 3 FPGA Combining High Performance and High Density
|
| File Size |
248.19K /
19 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
