| |
|
 |
Integrated Device Techn...
|
| Part No. |
843002I-41
|
| OCR Text |
...hcsl or single-ended lvcmos or lvttl levels maximum output frequency: 700mhz femtoclock vco frequency range: 560mhz - 700mhz rms phase jitter @ 155.52mhz , using a 19.44mhz crystal (12khz to 20mhz): 0.81ps (typical) full 3.3v or mixed... |
| Description |
700MHZ, FemtoClock VCXO Based Sonet/SDH Jitter Attenuators
|
| File Size |
320.60K /
24 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Integrated Device Techn...
|
| Part No. |
8S89296 8S89296NLGI 8S89296NLGI8
|
| OCR Text |
...0] can accept lvpecl, lvcmos or lvttl levels ? full 2.5v supply voltages ? -40c to 85c ambient operating temperature ? available in lead-free (rohs 6) package block diagram figure 1: block diagram q nq 0 1 512 gd 0 1 256 gd 0 1 128 gd 0 1 6... |
| Description |
LVDS Programmable Delay Line
|
| File Size |
344.80K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
NEC[NEC]
|
| Part No. |
UPD45128163 UPD45128163G5-A10 UPD45128163G5-A10-9JF UPD45128163G5-A10B UPD45128163G5-A10B-9JF UPD45128163G5-A75 UPD45128163G5-A75-9JF UPD45128163G5-A80 UPD45128163G5-A80-9JF UPD45128441 UPD45128441G5-A10 UPD45128441G5-A10-9JF UPD45128441G5-A10B UPD45128441G5-A10B-9JF UPD45128441G5-A75 UPD45128441G5-A75-9JF UPD45128441G5-A80 UPD45128441G5-A80-9JF UPD45128841 UPD45128841G5-A10 UPD45128841G5-A10-9JF UPD45128841G5-A10B UPD45128841G5-A10B-9JF UPD45128841G5-A75 UPD45128841G5-A75-9JF UPD45128841G5-A80 UPD45128841G5-A80-9JF
|
| OCR Text |
lvttl
Description
The PD45128441, 45128841, 45128163 are high-speed 134,217,728-bit synchronous dynamic random-access memories, organized as 8,388,608 x 4 x 4, 4,194,304 x 8 x 4, 2,097,152 x 16 x 4 (word x bit x bank), respectively. The... |
| Description |
128M-bit Synchronous DRAM 4-bank, lvttl
|
| File Size |
1,081.23K /
92 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Techn...
|
| Part No. |
8S89200 8S89200BKILFT
|
| OCR Text |
... additional information. lvcmos/lvttl interface levels. 3 in input non-inverting differen tial lvpecl clock input. r in = 50 ? termination to v t. 4 v t input termination center-tap input. 5 v ref_ac output reference voltage for ac-couple... |
| Description |
Low Skew, 2:1 LVDS MUX with 1:8 Fanout and Internal Termination
|
| File Size |
419.19K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
Micross Components
|
| Part No. |
AS4SD8M16DG-75/IT
|
| OCR Text |
...te recovery (t wr = 2 clk) ? lvttl-compatible inputs and outputs ? single +3.3v 0.3v power supply options marking ? plastic package 54-pin tsopii (400 mil) dg no. 901 (pb/sn fnish or rohs available) ? t... |
| Description |
Self Refresh Mode
|
| File Size |
6,667.99K /
52 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
