| |
|
 |
FREESCALE SEMICONDUCTOR INC
|
| Part No. |
MPC9990FA
|
| OCR Text |
...s . the clock driver acc epts a lvpecl compatible clock signal and provides 10 low skew, differential hstl 1 compatible out- puts, one hstl compatible output for system synchronization purposes and one hstl compatible pll feedback output. ... |
| Description |
9990 SERIES, PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48
|
| File Size |
363.86K /
10 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Motorola
|
| Part No. |
MPC9990
|
| OCR Text |
...ons. the clock driver accepts a lvpecl compatible clock signal and provides 10 low skew, differential hstl 1 compatible outputs, one hstl compatible output for system synchronization purposes and one hstl compatible pll feedback output. the... |
| Description |
Low Voltage PLL Clock Driver
|
| File Size |
159.22K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
Maxim Integrated Products, Inc.
MAXIM - Dallas Semiconductor
MAXIM[Maxim Integrated Products]
|
| Part No. |
MAX9311 MAX9313 MAX9313EHJ MAX9311ECJ MAX9311EGJ MAX9311EHJ MAX9313ECJ MAX9313EGJ
|
| OCR Text |
lvpecl/LVECL/hstl Clock and Data Drivers
General Description
The MAX9311/MAX9313 are low-skew, 1-to-10 differential drivers designed for clock and data distribution. These devices allow selection between two inputs. The selected input is ... |
| Description |
Quadruple 2-Input Positive-NAND Gates 14-CDIP -55 to 125 1:10差分lvpecl/LVECL/hstl时钟和数据驱动器
1:10 Differential lvpecl/LVECL/hstl Clock and Data Drivers 9313 SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
Quadruple 2-Input Positive-NAND Gates 20-LCCC -55 to 125 9311 SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
1:10 Differential lvpecl/ LVECL/hstl Clock and Data Drivers
|
| File Size |
366.43K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor, Corp.
|
| Part No. |
CY2XP304BVIT
|
| OCR Text |
...skew at 400 mhz ? four low-skew lvpecl outputs ? phase-locked loop (pll) multiplier select ? serially-configurable multiply ratios ? eight-b...hstl inputs?hstl-to-l vpecl level translation ? 125- to 500-mhz output range for high-speed applica... |
| Description |
High-Frequency Programmable PECL Clock Generation Module 1500 MHz, OTHER CLOCK GENERATOR, PBGA36
|
| File Size |
209.38K /
11 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
