|
|
|
|
Part No. |
A3PN250-1QN100I A3PN250-1QNG100
|
OCR Text |
...e for a3pn060 and above. 4. for higher densities and support of additional featur es, refer to the proasic3 and proasic3e handbooks. ad...speed grade targets are ba sed only on simulation . the characteristics provided for the ?f speed gr... |
Description |
FPGA, PBCC100
|
File Size |
3,193.22K /
92 Page |
View
it Online |
Download Datasheet |
|
|
|
Unisonic Technologies Co., Ltd.
|
Part No. |
9170-XXCS08LF
|
OCR Text |
... next to the device requiring a higher speed clock. the multiplied output can then be used to produce a phase locked, higher speed output clock. compensate for propagation delays including an av9170 in a timing loop allows the use of pals... |
Description |
107 MHz, OTHER CLOCK GENERATOR, PDSO8 0.150 INCH, ROHS COMPLIANT, SOIC-8
|
File Size |
183.61K /
12 Page |
View
it Online |
Download Datasheet |
|
|
|
INTEGRATED DEVICE TECHNOLOGY INC Integrated Device Techn...
|
Part No. |
9170B-02CS08LFT IDT9170B IDT9170B-02 9170B-01CS08LF
|
OCR Text |
... next to the device requiring a higher speed clock. the multiplied output can then be used to produce a phase locked, higher speed output clock. compensate for propagation delays including an idt9170b in a timing loop allows the use of ... |
Description |
9170 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 CLOCK SYNCHRONIZER AND MULTIPLIER
|
File Size |
217.58K /
12 Page |
View
it Online |
Download Datasheet |
|
|
|
MCNIX[Macronix International]
|
Part No. |
MX23L6454MI-20G MX23L6454 MX23L6454MC-20 MX23L6454MC-20G
|
OCR Text |
...ytes (READ), Read Data Bytes at Higher Speed (Fast_Read), the shifted-in instruction sequence is followed by a data-out sequence. Chip Select (S#) can be driven High after any bit of the data-out sequence is being shifted out.
Table 1. I... |
Description |
64M-BIT Low Voltage, Serial Mask ROM Memory with 50MHz SPI Bus Interface
|
File Size |
205.26K /
18 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|