| |
|
 |
Agilent (Hewlett-Packard)
HP[Agilent(Hewlett-Packard)]
|
| Part No. |
HSDL-7000
|
| OCR Text |
...data reception.
IR_RCV - A 3/16th pulse width input signal from the HSDL-1000. The signal is a demodulated (pulse stretched) to generate the RCV output signal. IR_TXD - This signal is the modulated 3/16ths TXD signal which is input to th... |
| Description |
IR 3/16 Encode/Decode IC
|
| File Size |
100.21K /
5 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
VISAY[Vishay Siliconix]
|
| Part No. |
HV500V
|
| OCR Text |
...T: T = REEL; U = AMMO; 3 = BULK 16th DIGIT: R = RoHS COMPLIANT D100J20C0GL6.J5. D120J20C0GL6.J5. D150J20C0GL6.J5. D180J25C0GL6.J5. D220J25C0GL6.J5. D270J25C0GL6.J5. D330J20SL0L6.J5. D390J20SL0L6.J5. D470J20SL0L6.J5. D560J20SL0L6.J5. D680J25... |
| Description |
Ceramic Disc Capacitors Class 1 and 2, 500 V (DC) General Purpose
|
| File Size |
123.00K /
6 Page |
View
it Online |
Download Datasheet |
| |
|
|
VISAY[Vishay Siliconix]
|
| Part No. |
LV100V
|
| OCR Text |
...T: T = REEL; U = AMMO; 3 = BULK 16th DIGIT: R = RoHS COMPLIANT D109C20C0KH6.J5. D159C20C0KH6.J5. D229C20C0KH6.J5. D339C20C0KH6.J5. D479C20C0KH6.J5. D689D20C0HH6.J5. D100J20C0GH6.J5. D120J20C0GH6.J5. D150J20C0GH6.J5. D180J20C0GH6.J5. D220J20... |
| Description |
Ceramic Disc Capacitors Class 1 and 2, 100 V (DC) General Purpose
|
| File Size |
89.97K /
5 Page |
View
it Online |
Download Datasheet |
| |
|
|
TOSHIBA[Toshiba Semiconductor]
|
| Part No. |
TC7MTX01FK
|
| OCR Text |
...arts on the falling edge of the 16th CK pulse and ends when STB goes Low. During a write, DOUT is High-Impedance.
V.P
W/R
STB
DIN
H
A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D4 D5 D6 D7
CK
Write
Data Write Mode timing chart
... |
| Description |
TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC
|
| File Size |
163.75K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
WOLFSON[Wolfson Microelectronics plc]
|
| Part No. |
WM2623ID WM2623 WM2623CD
|
| OCR Text |
... falling SCLK edge. Setup time, 16th falling SCLK edge after FS low on which data bit D0 is sampled before rising edge of FS. Setup time, 16th rising SCLK edge (first after data bit D0 sampled) before NCS rising edge. If FS is used instead ... |
| Description |
From old datasheet system
Low Power 8-bit Serial Input DAC
|
| File Size |
80.21K /
10 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
