| |
|
 |
Samsung Electronic
|
| Part No. |
M377S6450BT3SDRAMDIMMINTEL1.2VERB
|
| OCR Text |
... connected to v ss through 47k w resistor. when wp is "high", eeprom programming will be inhibited and the entire memory will be write-pr...pll chosen.
m377s6450bt3 pc100 registered dimm rev. 0.0 april 2000 td, tr = delay of register (74a... |
| Description |
64Mx72 SDRAM DIMM with pll & Register based on 64Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs with SPD Serial Presence Detect
|
| File Size |
205.51K /
10 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Freescale (Motorola)
|
| Part No. |
MC88LV915T
|
| OCR Text |
...ck, which is necessary for a lo w frequency board test environment. the second sync input can be used as a test clock input to further simpl...pll_en is low, the outputs will remain reset until the 88lv915 sees a sync input pulse. a lock indic... |
| Description |
LOw SKEw CMOS pll CLOCK DRIVER
|
| File Size |
289.35K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Techn...
|
| Part No. |
9ZXL1950BKLF 9ZXL1950BKLFT
|
| OCR Text |
w/85ohm terminations 9zxl1950 general description the 9zxl1950 is a db1900z derivative buffer utilizing low-power hcsl (lp-hcsl) outp uts ...pll or bypass mode; pll can dejitter incoming clock ? 100mhz & 133.33mhz pll mode; legacy qpi suppor... |
| Description |
19-output DB1900Z Low-Power Derivative w/85ohm Terminations
|
| File Size |
292.32K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY7C1170KV18-400BZXC
|
| OCR Text |
...ad add. decode read data reg. r/w output logic reg. reg. reg. 18 36 18 bws [1:0] v ref write add. decode 18 19 18 ld control r/w doff 512 k ...pll .............................................................................. 7 application exa... |
| Description |
18-Mbit DDR II SRAM Two-word Burst Architecture (2.5 Cycle Read Latency)
|
| File Size |
613.13K /
28 Page |
View
it Online |
Download Datasheet |
| |
|
|
White Electronic Design...
|
| Part No. |
wED3C7558M300BM
|
| OCR Text |
...hz full-on mode typical 4.1 4.6 w 1, 3 maximum 6.7 7.9 w 1, 2 doze mode maximum 2.5 2.8 w 1, 2 nap mode maximum 1700 1800 mw 1, 2 sleep mode...pll. a circuit similar to the one shown in figure 6 using surface mount capacitors with minimum ef... |
| Description |
RISC Microprocessor Multichip Package
|
| File Size |
530.23K /
13 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
