| |
|
 |
Toshiba America Electronic
|
| Part No. |
TA1310ANG
|
| OCR Text |
...ng
Built-in Y delay line Black stretch DC restoration ratio compensation Aperture controlled sharpness Output for velocity scan modulation (VSM) White peak suppression (WPS) Weight: 5.55 g (Typ.)
Chroma Signal Processing
Built-in chrom... |
| Description |
NTSC Video / Chroma / Deflection and Distorition Compensation IC
|
| File Size |
2,156.54K /
105 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Micronas Semiconductor Holding AG
|
| Part No. |
SDA9380-B21
|
| OCR Text |
...t 3 added (hidden bit for Black stretch) Input BSOIN: hysteresis added
22, 25, 15 IIC bus: ABLTCS1, 0 deleted, MODE default field frequent, Tdown independent of MODE, default value for IIC reg. 27h set to -64 12 45, 46 48 19 53 18.75kHz ... |
| Description |
EDDC Enhanced Deflection Controller and RGB Processor SPECIALTY CONSUMER CIRCUIT, PQFP64
|
| File Size |
371.61K /
72 Page |
View
it Online |
Download Datasheet |
| |
|
|
Mitsubishi
|
| Part No. |
M61206FP
|
| OCR Text |
... V1 V0 V0 V0 V0 V0 V0 40H Black stretch Off VIF Video Out Gain Y/C EXT Y DL Time Adj 1 0 0 V0 0 V0 0 0 80H VIF Defeat Tint Control 0 V1 V0 V0 V0 V0 V0 V0 40H Blue Back Color Control V0 V1 V0 V0 V0 V0 V0 V0 40H AFC2 H Phase (not asigned) AFC... |
| Description |
NTSC TV SIGNAL PROCESSOR
|
| File Size |
1,243.37K /
51 Page |
View
it Online |
Download Datasheet |
| |
|
|
MAXIM - Dallas Semiconductor
|
| Part No. |
DS1682
|
| OCR Text |
...o be met if the device does not stretch the low period (tLOW) of the SCL signal.
3 of 12
DS1682 Total-Elapsed-Time Recorder with Alarm
Note 9: A fast mode device can be used in a standard mode system, but the requirement tSU:DAT 25... |
| Description |
Total-Elapsed-Time Recorder with Alarm
|
| File Size |
296.05K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
SGS Thomson Microelectronics
|
| Part No. |
AN1076
|
| OCR Text |
...ithout a programmable wait n as stretch ds stretch address address address address data in data in data out data t1 t2 t1 t2 no wait cycle 1 asn wait cycle 1 dsn wait cycle always read write asn p1 dsn p0 rwn p0 rwn address address cpu... |
| Description |
ST9 EXTERNAL MEMORY INTERFACE CONFIGURATION
|
| File Size |
80.51K /
12 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
