|
|
 |

Altera Corporation
|
Part No. |
EP910I EP1810 EP910 EP610 EP610I EP910LC-30
|
OCR Text |
...hich then feeds one input to an xor gate. The other input to the xor gate is connected to a programmable bit that allows the array output to be inverted. Altera's MAX+PLUS II software uses the xor gate to implement either active-high or act... |
Description |
CPLD, EP910 Family, ECMOS Process, 450 Gates, 24 Macro Cells, 24 Reg., 24 User I/Os, 5V Supply, 30 Speed Grade, 44LDCC The Altera Classic device family offers a solution to high-speed, lowpower logic integration. Fabricated on advanced CMOS technology
|
File Size |
293.93K /
42 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Atmel Corp
|
Part No. |
ATF1504ASV
|
OCR Text |
...uct term select multiplexer, OR/xor/CASCADE logic, a flip-flop, output select and enable, and logic array inputs.
4
ATF1504ASV(L)
1409H-PLD-09/02
ATF1504ASV(L)
Block Diagram
Unused product terms are automatically disabled by t... |
Description |
64 Macrocells with ISP, 3-volt and low power From old datasheet system
|
File Size |
294.51K /
29 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Atmel Corp
|
Part No. |
ATF1504AS
|
OCR Text |
...uct term select multiplexer, OR/xor/CASCADE logic, a flip-flop, output select and enable, and logic array inputs.
4
ATF1504AS(L)
0950N-PLD-07/02
ATF1504AS(L)
Block Diagram
I/O (MC64)/GCLK3
Unused product terms are automatic... |
Description |
64 Macrocell, standard & low power w/ISP From old datasheet system
|
File Size |
358.26K /
33 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|