|
|
|
Intel Corp.
|
Part No. |
82443ZX
|
OCR Text |
...aging/voltage 492 pin bga 3.3v core and mixed 3.3v and gtl i/o ? supporting i/o bridge system management bus (smb) with support for dimm serial presence detect (spd) pci-isa bridge (piix4e) 3.3v core and mixed 5v, 3.3v i/o and inter... |
Description |
Intel440ZX AGPset: Host Bridge/Controller
|
File Size |
559.47K /
116 Page |
View
it Online |
Download Datasheet |
|
|
|
Cypress Semiconductor Corp. Cypress Semiconductor, Corp.
|
Part No. |
CY39050Z208-83NTC CY3930V388-83NTC CY39050V484-83NTC CY39050V208-83NTC CY3930V676-83NTC CY3930V484-83NTC CY3930V256-83NTC CY3930Z208-83NTC CY39050V676-83NTC CY39030Z484-83NTC CY39050Z388-83NTC CY39030Z256-83NTC CY39050Z256-83NTC CY39050Z484-83NTC CY39030Z388-83NTC CY3930V484-125MGI CY39030Z484-125MBI CY39030Z484-125MGC CY39050V256-83NTC CY39050V484-125MGC CY3930V484-125MGC CY39030Z484-125MGI CY39050Z676-83NTC CY3930V208-83NTC CY39050V484-125MBC CY39050V388-83NTC CY39030Z676-83NTC CY39050V484-125MBI CY39030Z484-125MBC CY3930V208-83NI CY3930Z208-83NI CY39030Z676-233NTC CY39030Z676-200NTC CY39030Z676-200NTI CY39030Z676-233NTI CY39165Z676-200NTI CY39165Z676-233NTI CY39050V208-200MGI CY39050V208-200MGC CY39050Z208-125MGC CY39050V208-233MGC CY39050V208-233MGI CY39050V208-83MGC CY39050V208-83MGI CY39050V208-233BBC CY39050V208-233BBI CY39050V208-233BGC CY39050V208-233MBI CY39050V388-125BBC CY39050V208-233BGI CY39050V208-233MBC CY39050V208-233NC CY39050V388-125BBI CY39050V388-125BGC CY39050V388-125BGI CY39030Z388-233NI CY39050V388-233NI CY39050V484-233NI CY39030Z484-200MBI CY3930V388-233NI CY39030Z484-200MGI CY39050Z388-233NI CY39050Z676-233NI CY39030Z484-200MGC CY39030Z676-233NI CY39050Z48
|
OCR Text |
...ynthesizable 64-bit, 66-mhz pci core. the architecture is based on logic block clusters (lbc) that are connected by horizontal and vertical...i/o pins. both types of memory blocks are highly config- urable and can be cascaded in width and dep... |
Description |
Evaluation Board for ADXL346 - 3-Axis, ±2 g/±4 g/±8 g/±16 g Ultralow Power Digital Accelerometer 50 MHz to 4.0 GHz RF/IF Gain Block; Package: 3-pin; Temperature Range: -40°C to 125°C Triple Skew-Compensating Video Delay Line with Analog and Digital Control; Package: 32-LFCSP (5x5mm w/3.5mm exposed pad); Temperature Range: -40°C to 125°C 3-Axis, ±2 g/±4 g/±8 g/±16 g Ultralow Power Digital Accelerometer; Package: 16-LGA; Temperature Range: -40°C to 125°C CPLDs at FPGA Densities CPLD器件在FPGA的密 CPLDs at FPGA Densities LOADABLE PLD, 8.5 ns, PBGA676 CPLDs at FPGA Densities LOADABLE PLD, 7.2 ns, PQFP208 CPLDs at FPGA Densities LOADABLE PLD, 7.2 ns, PBGA256 CPLDs at FPGA Densities LOADABLE PLD, 10 ns, PBGA388 CPLDs at FPGA Densities LOADABLE PLD, 15 ns, PQFP208 CPLDs at FPGA Densities LOADABLE PLD, 15 ns, PBGA256 CPLDs at FPGA Densities LOADABLE PLD, 15 ns, PBGA484 CPLDs at FPGA Densities LOADABLE PLD, 15 ns, PBGA676 CPLDs at FPGA Densities LOADABLE PLD, 10 ns, PBGA676 CPLDs at FPGA Densities LOADABLE PLD, 10 ns, PBGA256
|
File Size |
1,243.04K /
86 Page |
View
it Online |
Download Datasheet |
|
|
|
Fujitsu Limited
|
Part No. |
CS101
|
OCR Text |
...in the industry. three types of core transistors with a different threshol d voltage can be mixed according to user application. the design ...i/o with pad. support for a wide range of cell sets (from low power versions to ultra high speed ... |
Description |
Standard Cell
|
File Size |
37.76K /
8 Page |
View
it Online |
Download Datasheet |
|
|
|
Intel Corp. Intel, Corp.
|
Part No. |
PENTIUMIIPROCESSOR
|
OCR Text |
..., 266 mhz, 300 mhz, and 333 mhz core frequencies n binary compatible with applications running on previous members of the intel microprocess...i/o) ......................................... 83 a.1.2 a20m# (i) ..................................... |
Description |
32 bit processor AT 233MHZ66MHZ00MHZ and 333MHZ(工作频率233660033兆赫2位处理器) 32位处理器33MHZ66MHz的的300MHz33MHz的(工作频率23326.63万和333兆赫2位处理器
|
File Size |
888.92K /
94 Page |
View
it Online |
Download Datasheet |
|
|
|
AMI SEMICONDUCTOR
|
Part No. |
X2P720 X2P1200 X2P1360
|
OCR Text |
... i/o pin ? configurable signal, core and i/o power supply pin locations ? supports lvttl, lvcmos, pci33, pci66, pci-x 133, pci-x 2.0, gtl/+, hstl class 1, 2, 3, and 4, sstl2 class 1 and 2, lvpecl (input), and lvds i/o standards ? 1.5v, 1... |
Description |
0.15μm Structured ASIC
|
File Size |
154.08K /
2 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|