| |
|
 |
Fujitsu
|
| Part No. |
MB86977
|
| OCR Text |
... half duplex) SMI Interface for PHY device configuration Supports Auto Negotiation Supports IEEE802.3x Flow control Supports back pressure f...110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 ... |
| Description |
IP Packet
|
| File Size |
164.26K /
30 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
MITSUBISHI[Mitsubishi Electric Semiconductor]
|
| Part No. |
MH32D72AKLA-10 MH32D72AKLA-75
|
| OCR Text |
...ntained as long as CKE0 is low. Phy s ical Bank Select: When /S0 is high, any command means No Operation.
CK0,/CK0
Input
CKE0
In...110 111 NO YES /CAS Latency R R 2 R R R 2.5 R Burst Length 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0... |
| Description |
2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
2 /415 /919 /104-BIT (33 /554 /432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
|
| File Size |
324.12K /
38 Page |
View
it Online |
Download Datasheet |
| |
|
|
MITSUBISHI[Mitsubishi Electric Semiconductor]
|
| Part No. |
MH32D72AKLB-10 MH32D72AKLB-75
|
| OCR Text |
...ntained as long as CKE0 is low. Phy s ical Bank Select: When /S0,/S1 is high, any command means No Operation.
CK0,/CK0
Input
CKE0, ...110 111 NO YES *1 In the module, 1latency should be added due to registered DIMM. MIT-DS-0399-0.2 /C... |
| Description |
2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
2 /415 /919 /104-BIT (33 /554 /432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
|
| File Size |
354.77K /
40 Page |
View
it Online |
Download Datasheet |
| |
|
|
MITSUBISHI[Mitsubishi Electric Semiconductor]
|
| Part No. |
MH32D72KLH-10 MH32D72KLH-75
|
| OCR Text |
...ntained as long as CKE0 is low. Phy s ical Bank Select: When /S0 is high, any command means No Operation.
CK0,/CK0
Input
CKE0
In...110 111 NO YES /CAS Latency R R 2 R R R 2.5 R Burst Type Burst Length 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 ... |
| Description |
2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
2 /415 /919 /104-BIT (33 /554 /432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
|
| File Size |
339.46K /
39 Page |
View
it Online |
Download Datasheet |
| |
|
|
ETC[ETC]
|
| Part No. |
IDT77V011L155DA IDT77V011
|
| OCR Text |
...nfiguring and reading status of PHY registers. In-StreamTM (In-band) programming for configuration of device and management interface commun...110 109
GND TxDATA[12] TxDATA[13] TxDATA[14] TxDATA[15] TxPRTY T EN B TxLED VCC GND TSOC TxADDR[4... |
| Description |
Data Path Interface to Utopia Level 2 Translation Device
|
| File Size |
359.50K /
43 Page |
View
it Online |
Download Datasheet |
| |
|
|
TI
|
| Part No. |
TI380C30APGF
|
| OCR Text |
...t/s MIF MIPS MOSFET MSB PDMA PH PHY PLL SIF SIFACL S/W TCU UNA Accumulated Phase Slope Adapter-Support Function Address-Recognize Indicator/...110 109 108 107 106 105 104 103 102 101 100 99 98 97 96 95 94 93 92 91 90 89 48 49 50 51 52 53 54 55... |
| Description |
INTEGRATED TOKEN-RING COMMPROCESSOR AND PHYSICAL-LAYER INTERFACE
|
| File Size |
1,100.81K /
82 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
