| |
|
 |
HYNIX SEMICONDUCTOR INC
|
| Part No. |
HYMD116725A8 HYMD116725A8-L
|
| OCR Text |
...ta, data strobes and write data masks inputs are sampled on both rising and falling edges of it. the data paths are internally pipe lined and 2-bit prefetched to achieve very high bandwidth. all input and output voltage levels are compatibl... |
| Description |
16Mx72|2.5V|K/H/L|x9|DDR SDRAM - Unbuffered DIMM 128MB
16M X 72 DDR DRAM MODULE, 0.8 ns, DMA184
|
| File Size |
231.25K /
16 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
天津新技术产业园区管理委员会
|
| Part No. |
IS42S32800B-7T IS42S32800B-7TI-TR
|
| OCR Text |
...d high during a read cycle.dqm3 masks dq31-dq24,dqm2 masks dq23-dq16,dqm1 masks dq15-dq8,and dqm0 masks dq7-dq0. dq0-31 input/output data i/o: the dq0-31 input and output data are synchronized with the positive edges of clk.the i/os are byt... |
| Description |
|
| File Size |
1,107.94K /
62 Page |
View
it Online |
Download Datasheet |
| |
|
|
Lattice Semiconductor, Corp.
|
| Part No. |
HYMD5126468 HYMD512646L8
|
| OCR Text |
...a, data strobes and write data masks inputs are sampled on both rising and falling edges of it. the data paths are internally pipelin ed and 2-bit prefetched to achieve very high bandwidth. all input and output voltage levels are compatib... |
| Description |
128Mx64|2.5V|K/H/L|x16|DDR SDRAM - Unbuffered DIMM 1GB 128Mx64 | 2.5V的| /升| x16 | DDR SDRAM无缓冲DIMM 1GB
|
| File Size |
230.65K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
Microchip
|
| Part No. |
MCP2515
|
| OCR Text |
...emote frames * Receive buffers, masks and filters: - Two receive buffers with prioritized message storage - Six 29-bit filters - Two 29-bit masks * Data byte filtering on the first two data bytes (applies to standard data frames) * Three tr... |
| Description |
CAN controller
|
| File Size |
678.42K /
80 Page |
View
it Online |
Download Datasheet |
| |
|
|
OKI SEMICONDUCTOR CO., LTD.
OKI electronic componets
|
| Part No. |
MSM56V16800D MSM56V16800DH
|
| OCR Text |
...all inputs at the "h" edge. cke masks system clock to deactivate the subsequent clk operation. if cke is deactivated, system clock will be masked so that the subsequent clk operation is deactivated. cke should be asserted at least one cyc... |
| Description |
2-Bank?1,048,576-Word?8-Bit Synchronous Dynamic RAM(2缁??,048,576瀛??浣??姝ュ???AM)
2-Bank×1,048,576-Word×8-Bit Synchronous Dynamic RAM(2组,048,576字位同步动态RAM)
2-Bank x 1048576-Word x 8-Bit SYNCHRONOUS DYNAMIC RAM
|
| File Size |
341.07K /
30 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
