|
|
 |
Iterra
|
Part No. |
IT4032D
|
OCR Text |
...tial. the device is capable of delaying nrz streams with a data rate up to 12.5 gb/s or a clock signal with frequency up to 10.7 ghz. the inputs and the output s are dc coupled. at the input side the internal 50-ohm resistors avoid the n... |
Description |
50-ps wideband phase delay
|
File Size |
803.43K /
6 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Xicor
|
Part No. |
X68C75-SLIC
|
OCR Text |
... edge of e clock starts a timer delaying the internal programming cycle 100 m s, therefore, each successive write operation must begin within 100 m s of the last byte written. the waveform on page 19 illustrates the sequence and timing requ... |
Description |
Port Expander and E2 Memory
|
File Size |
307.66K /
26 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Xicor
|
Part No. |
X88C75-SLIC
|
OCR Text |
...ing edge of wr starts a timer delaying the internal programming cycle 100 m s: therefore, each successive write operation must begin within 100 m s of the last byte written. the waveform on page 4 illustrates the sequence and timing requi... |
Description |
Port Expander and E2 Memory
|
File Size |
318.08K /
26 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|