| |
|
 |
Xilinx Inc
|
| Part No. |
XC2C512-6PQ208C
|
| OCR Text |
...ent Industry's best 0.18 micron cmos CPLD - Optimized architecture for effective logic synthesis - Multi-voltage I/O operation -- 1.5V to 3....LVcmos, LVTTL, SSTL, and HSTL I/O implementations. See Table 1 for I/O standard voltages. The LVTTL ... |
| Description |
Complex PLD - Datasheet Reference
From old datasheet system
|
| File Size |
113.77K /
20 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
NS
|
| Part No. |
DS90C385AM
|
| OCR Text |
...fications. Supply Voltage (VCC) cmos/TTL Input Voltage LVDS Driver Output Voltage LVDS Output Short Circuit Duration Junction Temperature St...LVcmos/LVTTL DC SPECIFICATIONS
1
10
TRANSMITTER SUPPLY CURRENT ICCTW Transmitter Supply Cur... |
| Description |
3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display Link-87.5 MHz
|
| File Size |
628.65K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
Galvantech
|
| Part No. |
GVT71256B36 GVT71512B18 71256B36
|
| OCR Text |
...y employs high-speed, low power cmos designs using advanced triple-layer polysilicon, double-layer metal
Galvantech, Inc. 3080 Oakmead Vi...LVcmos logic level signaling.
TDO - TEST DATA OUT (OUTPUT )
The TDO output pin is used to serial... |
| Description |
256K X 36/512K X 18 SYNCHRONOUS SRAM
From old datasheet system
|
| File Size |
255.58K /
25 Page |
View
it Online |
Download Datasheet |
| |
|
|
Galvantech
|
| Part No. |
GVT71256C36 GVT71512C18 71256C36
|
| OCR Text |
...y employs high-speed, low power cmos designs using advanced triple-layer polysilicon, double-layer metal
Galvantech, Inc. 3080 Oakmead Vi...LVcmos logic level signaling.
TDO - TEST DATA OUT (OUTPUT )
The TDO output pin is used to serial... |
| Description |
256K X 36/512K X 18 SYNCHRONOUS SRAM
From old datasheet system
|
| File Size |
255.50K /
25 Page |
View
it Online |
Download Datasheet |
| |
|
|
Galvantech
|
| Part No. |
GVT71256D36 71256D36
|
| OCR Text |
...y employs high-speed, low power cmos designs using advanced triple-layer polysilicon, double-layer metal
Galvantech, Inc. 3080 Oakmead Vi...LVcmos logic level signaling.
TDO - TEST DATA OUT (OUTPUT )
The TDO output pin is used to serial... |
| Description |
256K X 36/512K X 18 SYNCHRONOUS SRAM
From old datasheet system
|
| File Size |
256.13K /
25 Page |
View
it Online |
Download Datasheet |
| |
|
|
Galvantech
|
| Part No. |
GVT71256DA18 GVT71128DA36 DA3618
|
| OCR Text |
...y employs high-speed, low power cmos designs using advanced triple-layer polysilicon, double-layer metal technology. Each memory cell consis...LVcmos levels to shift data during this testing mode of operation. The GVT71128DA36 and GVT71256DA18... |
| Description |
128K X 36/256K X 18 SYNCHRONOUS SRAM
From old datasheet system
|
| File Size |
246.90K /
24 Page |
View
it Online |
Download Datasheet |
| |
|
|
Galvantech
|
| Part No. |
GVT71256ZB36 256ZB36
|
| OCR Text |
...ly employs highspeed, low power cmos designs using advanced triple-layer
Galvantech, Inc. 3080 Oakmead Village Drive, Santa Clara, CA 950...LVcmos logic level signaling.
GVT71256ZB36/GVT71512ZB18 256K X 36/512K X 18 ZBL SRAM
determined ... |
| Description |
256K X 36/512K X 18 ZBL SRAM
From old datasheet system
|
| File Size |
237.38K /
27 Page |
View
it Online |
Download Datasheet |
| |
|
|
Galvantech
|
| Part No. |
GVT71256ZC36 256ZC36
|
| OCR Text |
...ly employs highspeed, low power cmos designs using advanced triple-layer
Galvantech, Inc. 3080 Oakmead Village Drive, Santa Clara, CA 950...LVcmos logic level signaling.
GVT71256ZC36/GVT71512ZC18 256K X 36/512K X 18 ZBL SRAM
determined ... |
| Description |
256K X 36/512K X 18 ZBL SRAM
From old datasheet system
|
| File Size |
290.28K /
27 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
