| |
|
 |
EMMICRO[EM Microelectronic - MARIN SA]
|
| Part No. |
EM6522
|
| OCR Text |
...rge Voltage range, 2 to 5.5 V 2 clocks per instruction cycle 72 basic instructions EEPROM 4096 x 16 bits RAM 128 x 4 bits Max. 12 inputs ; port A, port B, port SP Max. 8 outputs ; port B, port SP Voltage Level Detector, 8 levels software se... |
| Description |
MFP version of EM6622 Ultra Low Power Microcontroller with 4x32 LCD Driver
|
| File Size |
1,149.67K /
68 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
CYPRESS SEMICONDUCTOR CORP
|
| Part No. |
CY7C1522KV18-250BZI CY7C1529KV18-300BZXI CY7C1529KV18-167BZXC
|
| OCR Text |
...666 mhz) at 333 mhz two input clocks (k and k ) for precise ddr timing ? sram uses rising edges only two input clocks for output data (c and c ) to minimize clock skew and flight time mismatches echo clocks (cq and cq ) simplify data c... |
| Description |
8M X 8 DDR SRAM, 0.45 ns, PBGA165
8M X 9 DDR SRAM, 0.45 ns, PBGA165
8M X 9 DDR SRAM, 0.5 ns, PBGA165
|
| File Size |
591.02K /
32 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT71P71104 IDT71P71204
|
| OCR Text |
...on its data output bus and echo clocks, allowing the user to tune the bus for low noise and high performance. all interfaces of the ddrii sram are hstl, allowing speeds be- yond sram devices that use any form of ttl interface. the interfa... |
| Description |
1.8V 2M x 9 DDR II Pipelined SRAM
1.8V 2M x 8 DDR II Pipelined SRAM
|
| File Size |
612.62K /
24 Page |
View
it Online |
Download Datasheet |
| |
|
|
CYPRESS
|
| Part No. |
CY28441
|
| OCR Text |
...airs * 100-MHz differential SRC clocks * 96-MHz differential dot clock * 48-MHz USB clocks * SRC clocks independently stoppable through CLKREQ#[A:B] * 33-MHz PCI clock * Low-voltage frequency select input * I2C support with readback capabil... |
| Description |
Clock Generator for Intel® Alviso Chipset
|
| File Size |
264.69K /
21 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
