|
|
 |
INTERSIL[Intersil Corporation]
|
Part No. |
CD54ACT1913A CD54AC191 CD54AC1913A CD54ACT191
|
OCR Text |
...al Diagram
BINARY PRESET P0 15 asyn. PARALLEL 11 LOAD ENABLE P1 1 P2 10 P3 9 3 2 CLOCK 14 6 7 UP/DOWN 5 Q2 Q3 Q0 Q1 BINARY OUTPUTS
June 1997
COMPLETE DATA SHEET COMING SOON!
Description
The CD54AC191/3A and CD54ACT191/3A are asyn... |
Description |
Presettable Synchronous 4-Bit Binary Up/Down Counters
|
File Size |
11.37K /
1 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Fujitsu Microelectronics
|
Part No. |
MB95116A MB95F118AS MB95F118AW
|
OCR Text |
...lock synchronous (sio) or clock asyn chronous (uart) data transfer capable lin-uart dedicated reload timer allowing a wide r ange of communication speeds to be set. capable of data transfer synchronous or asynchronous to clock signal. lin ... |
Description |
F2MC-8FX/Ultra Low Power, Low Voltage, High Performance Microcontrollers
|
File Size |
280.58K /
58 Page |
View
it Online |
Download Datasheet
|
|
|
 |
QuickLogic Corp.
|
Part No. |
QL6250 QL6500 QL6600 QL6325
|
OCR Text |
...or asynchronous read operation (asyn- crd input high). designers can cascade multiple ram modules to increase the depth or width allowed in single modules by connecting corresponding address lines together and dividing the words between ... |
Description |
Eclipse Family Combining Performance, Density, and Embedded RAM(Eclipse 系列性能、密度和嵌入式相结合的RAM)
|
File Size |
257.67K /
12 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|