|
|
 |
CYPRESS SEMICONDUCTOR CORP
|
Part No. |
CY7C1418AV18-267BZC
|
OCR Text |
...ese are incremented in a linear fashion internally. 21 address inputs are needed to access the entire memory array. cy7c1420av18 ? a0 is the input to the burst counter. these are incremented in a linear fashion internally. 20 address inp... |
Description |
36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
|
File Size |
917.70K /
27 Page |
View
it Online |
Download Datasheet
|
|
|
 |
PROMOS TECHNOLOGIES INC
|
Part No. |
V59C1512404QCF-25
|
OCR Text |
..., dqs ) in a source synchronous fashion. operating the four memory banks in an interleaved fashion allows random access operation to occur at a higher rate than is possible with standard drams. a se- quential and gapless data rate is possib... |
Description |
DDR DRAM, PBGA60
|
File Size |
1,240.83K /
78 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|