Part Number Hot Search : 
300AGSO X18XX UPD703 J23IZ CHN203 M27W402 SMCJ43 AD650S
Product Description
Full Text Search
  dpll. Datasheet PDF File

For dpll. Found Datasheets File :: 711    Search Time::3.454ms    
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | <10> | 11 | 12 | 13 | 14 | 15 |   

    Zarlink Semiconductor Inc.
Part No. MT9045
OCR Text ...al reference selected reference dpll mt9045 data sheet 2 zarlink semiconductor inc. description the mt9045 t1/e1/oc3 system synchronizer contains a digital phase-locked loop (dpll), which provides timing and synchronization signals for mu...
Description T1/E1/OC3 System Synchronizer

File Size 298.98K  /  34 Page

View it Online

Download Datasheet





    Zarlink Semiconductor Inc.
Zarlink Semiconductor, Inc.
Part No. MT9043 MT9043AN48PINSSOP
OCR Text ...ns a digital phase-locked loop (dpll), which provides timing and synchronization signals for multitrunk t1 and e1 primary rate transmission links. the mt9043 generates st-bus clock and framing signals that are phase locked to either a 19.4...
Description T1/E1 System Synchronizer T1/E1的系统同

File Size 270.65K  /  29 Page

View it Online

Download Datasheet

    Zarlink
Part No. MT9040
OCR Text ...ns a digital phase-locked loop (DPLL), which provides timing and synchronization signals for T1 and E1 primary rate transmission links. The MT9040 generates ST-BUS clock and framing signals that are phase locked to either a 19.44 MHz, 2.048...
Description T1/E1 Synchronizer

File Size 373.11K  /  28 Page

View it Online

Download Datasheet

    Zarlink Semiconductor Inc.
Part No. MT9040
OCR Text ...ns a digital phase-locked loop (dpll), which provides timing and synchronization signals for t1 and e1 primary rate transmission links. the mt9040 generates st-bus clock and framing signals that are phase locked to either a 19.44 mhz, 2.0...
Description T1/E1 Synchronizer

File Size 244.63K  /  27 Page

View it Online

Download Datasheet

    Fujitsu Limited
Part No. MB86H23
OCR Text ... integrated s/p-dif interface, dpll, and internal audio dac?s. this helps to reduce product cost by eliminating the need for external components. the smartmpeg adds also dpll functionality, secam encoding, and two smart-card interface to...
Description MPEG-2 Decoder with Macrovision

File Size 161.77K  /  2 Page

View it Online

Download Datasheet

    FT8U245AM

Future Technology Devices International Ltd.
FTDI
ETC
Part No. FT8U245AM
OCR Text ...5 D6 D7 RD# WR RXF# TXE# USB DPLL FIFO Transmit Buffer 384 Bytes EEREQ# EEGNT# XTOUT 6MHZ Oscillator XTIN x8 Clock Multiplier 48MHz GND RESET# EEPROM Interface EECS EESK EEDATA 12MHz TEST RCCLK Figure 2 -...
Description USB UART - USB ultraboard transfer IC
USB FIFO - Fast Parallel Data Transfer IC

File Size 45.59K  /  15 Page

View it Online

Download Datasheet

    Zarlink Semiconductor Inc.
Part No. MT9046 MT9046AN
OCR Text ...ns a digital phase-locked loop (dpll), which provides timing and synchronization signals for multitrunk t1 and e1 primary rate transmission links. the device has reference switching and frequency holdover capabilities to help maintain conn...
Description T1/E1 System Synchronizer with Holdover

File Size 307.19K  /  34 Page

View it Online

Download Datasheet

    Zarlink
Part No. MT9042C
OCR Text ...ns a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links. The MT9042C generates ST-BUS clock and framing signals that are phase locked to either a 2.04...
Description Multitrunk System Synchronizer

File Size 533.79K  /  28 Page

View it Online

Download Datasheet

    Zarlink
Part No. MT9046
OCR Text ...ns a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links. The device has reference switching and frequency holdover capabilities to help maintain conne...
Description T1/E1 System Synchronizer with Holdover

File Size 430.33K  /  34 Page

View it Online

Download Datasheet

    IDT
Part No. IDT82V3002A
OCR Text ...ns a Digital Phase-Locked Loop (DPLL), which generates ST-BUS clocks and framing signals that are phase locked to a 2.048 MHz, 1.544 MHz or 8 kHz input reference. The IDT82V3002A provides eight types of clock signals (C1.5o, C3o, C6o, C2o, ...
Description WAN PLL WITH DUAL REFERENCE INPUTS

File Size 330.42K  /  28 Page

View it Online

Download Datasheet

For dpll. Found Datasheets File :: 711    Search Time::3.454ms    
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | <10> | 11 | 12 | 13 | 14 | 15 |   

▲Up To Search▲

 




Price and Availability




 
Price & Availability of dpll.

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X
0.73010301589966