| |
|
 |
Cypress Semiconductor, Corp.
|
| Part No. |
CY7C1041BNV33 CY7C1041BNV33-12VXC CY7C1041BNV33-15VXC CY7C1041BNV33-15VXI CY7C1041BNV33L-12VC CY7C1041BNV33L-12VXC CY7C1041BNV33L-12ZC CY7C1041BNV33L-15VXC CY7C1041BNV33-12VXCT CY7C1041BNV33L-12VCT CY7C1041BNV33-15VXCT CY7C1041BNV33-15VXIT CY7C1041BNV33L-15VXCT CY7C1041BNV33L-15ZXCT CY7C1041BNV33L-12ZCT
|
| OCR Text |
...ximum CMOS Standby Current (mA) comm'l Ind'l Com'l/Ind'l Com'l L 12 190 8 0.5 -15 15 170 190 8 0.5
Maximum Ratings
(Above which the usef...address to data Valid data Hold from address Change CE LOW to data Valid OE LOW to data Valid OE LOW... |
| Description |
256K X 16 STANDARD SRAM, 12 ns, PDSO44 TSOP2-44
256K X 16 STANDARD SRAM, 15 ns, PDSO44 LEAD FREE, TSOP2-44
256K X 16 STANDARD SRAM, 15 ns, PDSO44 0.400 INCH, LEAD FREE, SOJ-44
256K X 16 STANDARD SRAM, 12 ns, PDSO44 0.400 INCH, SOJ-44
256K X 16 STANDARD SRAM, 12 ns, PDSO44 0.400 INCH, LEAD FREE, SOJ-44
256K x 16 Static RAM
|
| File Size |
411.76K /
8 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Linear Technology
|
| Part No. |
DC458A
|
| OCR Text |
...jp6 header, 3pin 1 row .079cc comm-con, 2802s-03-g1 12 6 shunts for jp1-jp6 shunt, 0.079" center comm-con, ccij2mm-138g 13 6 j1-j6 jack, banana,key-575 keystone, 575-4 14 1 j7 header, 2x7pin, 0.079cc molex, 87331-1420 15 1 led1 led,green,... |
| Description |
LTC4240 Evaluation Kit
|
| File Size |
616.42K /
7 Page |
View
it Online |
Download Datasheet |
| |
|
|
Hynix Semiconductor, Inc.
|
| Part No. |
HMP451S6MMP8C-S6 HMP451S6MMP8C-Y5
|
| OCR Text |
...tem clock inputs. all adress an comm ands lines are sampled on the cross point of the rising edge of ck and falling edge of ck . a delay lo...address when sampled at the cross point of the rising edge of ck and falling edge of ck . during a ... |
| Description |
DDR DRAM MODULE, ZMA200 ROHS COMPLIANT, SODIMM-200
|
| File Size |
208.50K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
Hynix Semiconductor, Inc.
|
| Part No. |
HYMP112S64P8-C4 HYMP112S64P8-Y5
|
| OCR Text |
...tem clock inputs. all adress an comm ands lines are sampled on the cross point of the rising edge of ck and falling edge of ck . a delay lo...address when sampled at the cross point of the rising edge of ck and falling edge of ck . during a ... |
| Description |
128M X 64 DDR DRAM MODULE, 0.5 ns, ZMA200 ROHS COMPLIANT, SODIMM-200
128M X 64 DDR DRAM MODULE, 0.45 ns, ZMA200 ROHS COMPLIANT, SODIMM-200
|
| File Size |
249.93K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor, Corp.
|
| Part No. |
CY7C1049BV33L-17VC CY7C1049BV33-20ZC
|
| OCR Text |
... maximum operating current (ma) comm?l 200 180 170 160 150 ind?l 220 200 180 170 170 maximum cmos standby current (ma) com?l/ind?l 8 8 8 8 ...address to data valid 12 15 17 ns t oha data hold from address change 3 3 3 ns t ace ce low to data... |
| Description |
x8 SRAM x8的SRAM
|
| File Size |
174.40K /
9 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
