
HB56UW272EJN Series, HB56UW264EJN Series

2,097,152-word × 72-bit High Density Dynamic RAM Module
2,097,152-word × 64-bit High Density Dynamic RAM Module

HITACHI

ADE-203-717A (Z)

Rev.1.0

Jan. 27, 1997

Description

The HB56UW272EJN, HB56UW264EJN belong to 8 Byte DIMM (Dual In-line Memory Module) family, and have been developed as an optimized main memory solution for 4 and 8 Byte processor applications. The HB56UW272EJN is a $2\text{M} \times 72$ dynamic RAM module, mounted 9 pieces of 16-Mbit DRAM (HM51W17805) sealed in SOJ package and 1 pieces of serial EEPROM (24C02) for Presence Detect (PD). The HB56UW264EJN is a $2\text{M} \times 64$ dynamic RAM module, mounted 8 pieces of 16-Mbit DRAM (HM51W17805) sealed in SOJ package and 1 pieces of serial EEPROM (24C02) for Presence Detect (PD). The HB56UW272EJN, HB56UW264EJN offer Extended Data Out (EDO) Page Mode as a high speed access mode. An outline of the HB56UW272EJN, HB56UW264EJN is 168-pin socket type package (dual lead out). Therefore, the HB56UW272EJN, HB56UW264EJN make high density mounting possible without surface mount technology. The HB56UW272EJN, HB56UW264EJN provide common data inputs and outputs. Decoupling capacitors are mounted on the module board.

Features

- 168-pin socket type package (Dual lead out)
 - Outline: 133.35 mm (Length) × 25.40 mm (Height) × 5.28 mm (Thickness)
 - Lead pitch: 1.27 mm
- Single 3.3 V (± 0.3 V) supply
- High speed
 - Access time: $t_{\text{RAC}} = 50/60/70\text{ns}$ (max)
 $t_{\text{CAC}} = 13/15/18\text{ns}$ (max)
- Low power dissipation
 - Active mode: 3.56/3.24/2.92 W (max) (HB56UW272EJN Series)
3.17/2.88/2.59 W (max) (HB56UW264EJN Series)
 - Standby mode (TTL): 64.8 mW (max) (HB56UW272EJN Series)
(TTL): 57.6 mW (max) (HB56UW264EJN Series)
(CMOS): 4.86 mW (max) (L-version) (HB56UW272EJN Series)
(CMOS): 4.32 mW (max) (L-version) (HB56UW264EJN Series)


HB56UW272EJN Series, HB56UW264EJN Series

- JEDEC standard outline unbuffered 8-byte DIMM
- EDO page mode capability
- Refresh period
 - 2048 refresh cycles: 32 ms
 - 128 ms (L-version)
- 4 variations of refresh
 - $\overline{\text{RAS}}$ -only refresh
 - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh
 - Hidden refresh
 - Self refresh (L-version)

Ordering Information

Type No.	Access time	Package	Contact pad
HB56UW272EJN-5	50 ns	168-pin dual lead out socket type	Gold
HB56UW272EJN-6	60 ns		
HB56UW272EJN-7	70 ns		
HB56UW272EJN-5L	50 ns		
HB56UW272EJN-6L	60 ns		
HB56UW272EJN-7L	70 ns		
HB56UW264EJN-5	50 ns		
HB56UW264EJN-6	60 ns		
HB56UW264EJN-7	70 ns		
HB56UW264EJN-5L	50 ns		
HB56UW264EJN-6L	60 ns		
HB56UW264EJN-7L	70 ns		

Pin Arrangement



HB56UW272EJN Series, HB56UW264EJN Series

Pin Arrangement

Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name
1	V _{SS}	43	V _{SS}	85	V _{SS}	127	V _{SS}
2	DQ0	44	$\overline{\text{OE2}}$	86	DQ32	128	NC
3	DQ1	45	$\overline{\text{RAS2}}$	87	DQ33	129	NC
4	DQ2	46	$\overline{\text{CAS2}}$	88	DQ34	130	$\overline{\text{CAS6}}$
5	DQ3	47	$\overline{\text{CAS3}}$	89	DQ35	131	$\overline{\text{CAS7}}$
6	V _{CC}	48	$\overline{\text{WE2}}$	90	V _{CC}	132	NC
7	DQ4	49	V _{CC}	91	DQ36	133	V _{CC}
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	CB2 (NC)* ³	94	DQ39	136	CB6 (NC)* ⁷
11	DQ8	53	CB3 (NC)* ⁴	95	DQ40	137	CB7 (NC)* ⁸
12	V _{SS}	54	V _{SS}	96	V _{SS}	138	V _{SS}
13	DQ9	55	DQ16	97	DQ41	139	DQ48
14	DQ10	56	DQ17	98	DQ42	140	DQ49
15	DQ11	57	DQ18	99	DQ43	141	DQ50
16	DQ12	58	DQ19	100	DQ44	142	DQ51
17	DQ13	59	V _{CC}	101	DQ45	143	V _{CC}
18	V _{CC}	60	DQ20	102	V _{CC}	144	DQ52
19	DQ14	61	NC	103	DQ46	145	NC
20	DQ15	62	NC	104	DQ47	146	NC
21	CB0 (NC)* ¹	63	NC	105	CB4 (NC)* ⁵	147	NC
22	CB1 (NC)* ²	64	V _{SS}	106	CB5 (NC)* ⁶	148	V _{SS}
23	V _{SS}	65	DQ21	107	V _{SS}	149	DQ53
24	NC	66	DQ22	108	NC	150	DQ54
25	NC	67	DQ23	109	NC	151	DQ55
26	V _{CC}	68	V _{SS}	110	V _{CC}	152	V _{SS}
27	$\overline{\text{WE0}}$	69	DQ24	111	NC	153	DQ56
28	$\overline{\text{CAS0}}$	70	DQ25	112	$\overline{\text{CAS4}}$	154	DQ57
29	$\overline{\text{CAS1}}$	71	DQ26	113	$\overline{\text{CAS5}}$	155	DQ58
30	$\overline{\text{RAS0}}$	72	DQ27	114	NC	156	DQ59
31	$\overline{\text{OE0}}$	73	V _{CC}	115	NC	157	V _{CC}
32	V _{SS}	74	DQ28	116	V _{SS}	158	DQ60
33	A0	75	DQ29	117	A1	159	DQ61
34	A2	76	DQ30	118	A3	160	DQ62

HB56UW272EJN Series, HB56UW264EJN Series

Pin Arrangement (cont)

Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name
35	A4	77	DQ31	119	A5	161	DQ63
36	A6	78	V _{SS}	120	A7	162	V _{SS}
37	A8	79	NC	121	A9	163	NC
38	A10	80	NC	122	NC	164	NC
39	NC	81	NC	123	NC	165	SA0
40	V _{CC}	82	SDA	124	V _{CC}	166	SA1
41	V _{CC}	83	SCL	125	NC	167	SA2
42	NC	84	V _{CC}	126	NC	168	V _{CC}

- Notes:
- 1. CB0: HB56UW272EJN, NC: HB56UW264EJN
 - 2. CB1: HB56UW272EJN, NC: HB56UW264EJN
 - 3. CB2: HB56UW272EJN, NC: HB56UW264EJN
 - 4. CB3: HB56UW272EJN, NC: HB56UW264EJN
 - 5. CB4: HB56UW272EJN, NC: HB56UW264EJN
 - 6. CB5: HB56UW272EJN, NC: HB56UW264EJN
 - 7. CB6: HB56UW272EJN, NC: HB56UW264EJN
 - 8. CB7: HB56UW272EJN, NC: HB56UW264EJN

Pin Description

Pin name	Function
A0 to A10	Address input — Row address: A0 to A10 — Column address: A0 to A9 — Refresh address: A0 to A10
DQ0 to DQ63	Data-in/data-out
$\overline{\text{RAS0}}$, $\overline{\text{RAS2}}$	Row address strobe
$\overline{\text{CAS0}}$ to $\overline{\text{CAS7}}$	Column address strobe
$\overline{\text{WE0}}$, $\overline{\text{WE2}}$	Read/Write enable
$\overline{\text{OE0}}$, $\overline{\text{OE2}}$	Output enable
SDA	Serial data for PD
SCL	Serial clock for PD
SA0 to SA2	Serial address for PD
CB0 to CB7*1	Check bit
V _{cc}	Power supply
V _{ss}	Ground
NC	No connection

Note: 1. This function is supported only HB56UW272EJN Series.


HB56UW272EJN Series, HB56UW264EJN Series

Serial PD Matrix*¹

Byte number	Function described		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Comments
0	Number serial PD bytes		0	0	0	0	1	1	0	1	13
1	Serial memory		0	0	0	0	1	0	0	0	256 bytes
2	Fundamental memory type		0	0	0	0	0	0	1	0	EDO
3	Number of rows		0	0	0	0	1	0	1	1	11
4	Number of columns		0	0	0	0	1	0	1	0	10
5	Number of banks		0	0	0	0	0	0	0	1	1
6	Data width										
	HB56UW272EJN		0	1	0	0	1	0	0	0	72
	HB56UW264EJN		0	1	0	0	0	0	0	0	64
7	Data width (continued)		0	0	0	0	0	0	0	0	0 (+)
8	Voltage interface		0	0	0	0	0	0	0	1	3.3 Volt
9	$\overline{\text{RAS}}$ access time	50 ns	0	0	1	1	0	0	1	0	
		60 ns	0	0	1	1	1	1	0	0	
		70 ns	0	1	0	0	0	1	1	0	
10	$\overline{\text{CAS}}$ access time	13 ns	0	0	0	0	1	1	0	1	
		15 ns	0	0	0	0	1	1	1	1	
		18 ns	0	0	0	1	0	0	1	0	
11	Error detection/correction										
	HB56UW272EJN		0	0	0	0	0	0	1	0	ECC
	HB56UW264EJN		0	0	0	0	0	0	0	0	None-parity
12	Refresh period		0	0	0	0	0	0	0	0	Normal (15.625 μ s)
	Refresh period (L-version)		1	0	0	0	0	1	0	0	Self refresh (62.5 μ s)


Note: 1. Serial-PD data are not protected.
1: High level (Serial data)
0: Low level (Serial data)

Block Diagram (HB56UW272EJN)



HB56UW272EJN Series, HB56UW264EJN Series

Block Diagram (HB56UW264EJN)



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	−0.5 to +4.6	V
Supply voltage relative to V_{SS}	V_{CC}	−0.5 to +4.6	V
Short circuit output current	I_{out}	50	mA
Power dissipation (HB56UW272EJN)	Pt	9	W
Power dissipation (HB56UW264EJN)	Pt	8	W
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	−55 to +125	°C

Recommended DC Operating Conditions ($T_a = 0$ to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V_{SS}	0	0	0	V	
	V_{CC}	3.0	3.3	3.6	V	1
Input high voltage	V_{IH}	2.0	—	$V_{CC} + 0.3$	V	1
Input low voltage	V_{IL}	−0.3	—	0.8	V	1

Note: 1. All voltage referred to V_{SS} .

HB56UW272EJN Series, HB56UW264EJN Series

DC Characteristics (Ta = 0 to 70°C, V_{CC} = 3.3 V ± 0.3V, V_{SS} = 0 V) (HB56UW272EJN)

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Test conditions	Notes
		Min	Max	Min	Max	Min	Max			
Operating current	I _{CC1}	—	990	—	900	—	810	mA	t _{RC} = min	1, 2
Standby current	I _{CC2}	—	18	—	18	—	18	mA	TTL interface R _{AS} , C _{AS} = V _{IH} Dout = High-Z	
		—	9	—	9	—	9	mA	CMOS interface R _{AS} , C _{AS} ≥ V _{CC} − 0.2 V Dout = High-Z	
Standby current (L-version)	I _{CC2}	—	1.35	—	1.35	—	1.35	mA	CMOS interface R _{AS} , C _{AS} ≥ V _{CC} − 0.2 V Dout = High-Z	
R _{AS} -only refresh current	I _{CC3}	—	990	—	900	—	810	mA	t _{RC} = min	2
Standby current	I _{CC5}	—	45	—	45	—	45	mA	R _{AS} = V _{IH} , C _{AS} = V _{IL} Dout = enable	1
C _{AS} -before-R _{AS} refresh current	I _{CC6}	—	990	—	900	—	810	mA	t _{RC} = min	
EDO page mode current	I _{CC7}	—	900	—	810	—	765	mA	t _{HPC} = min	1, 3
Battery backup current (Standby with CBR refresh) (L-version)	I _{CC10}	—	3.6	—	3.6	—	3.6	mA	CMOS interface Dout = High-Z CBR refresh: t _{RC} = 62.5 μs t _{RAS} ≤ 0.3 μs	4
Self refresh mode current (L-version)	I _{CC11}	—	2.25	—	2.25	—	2.25	mA	CMOS interface R _{AS} , C _{AS} ≤ 0.2 V Dout = High-Z	
Input leakage current	I _{LI}	−10	10	−10	10	−10	10	μA	0 V ≤ Vin ≤ 4.6 V	
Output leakage current	I _{LO}	−10	10	−10	10	−10	10	μA	0 V ≤ Vout ≤ 4.6 V Dout = disable	
Output high voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High Iout = −2 mA	
Output low voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low Iout = 2 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
2. Address can be changed once or less while R_{AS} = V_{IL}.
3. Address can be changed once or less while C_{AS} = V_{IH}.
4. C_{AS} = L (≤ 0.2 V) while R_{AS} = L (≤ 0.2 V).

DC Characteristics ($T_a = 0 \text{ to } 70^\circ\text{C}$, $V_{CC} = 3.3 \text{ V} \pm 0.3\text{V}$, $V_{SS} = 0 \text{ V}$) (HB56UW264EJN)

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Test conditions	Notes
		Min	Max	Min	Max	Min	Max			
Operating current	I_{CC1}	—	880	—	800	—	720	mA	$t_{RC} = \text{min}$	1, 2
Standby current	I_{CC2}	—	16	—	16	—	16	mA	TTL interface $\overline{RAS}, \overline{CAS} = V_{IH}$ Dout = High-Z	
		—	8	—	8	—	8	mA	CMOS interface $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Dout = High-Z	
Standby current (L-version)	I_{CC2}	—	1.2	—	1.2	—	1.2	mA	CMOS interface $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Dout = High-Z	
$\overline{RAS}$ -only refresh current	I_{CC3}	—	880	—	800	—	720	mA	$t_{RC} = \text{min}$	2
Standby current	I_{CC5}	—	40	—	40	—	40	mA	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL}$ Dout = enable	1
$\overline{CAS}$ -before- $\overline{RAS}$ refresh current	I_{CC6}	—	880	—	800	—	720	mA	$t_{RC} = \text{min}$	
EDO page mode current	I_{CC7}	—	800	—	720	—	680	mA	$t_{HPC} = \text{min}$	1, 3
Battery backup current (Standby with CBR refresh) (L-version)	I_{CC10}	—	3.2	—	3.2	—	3.2	mA	CMOS interface Dout = High-Z CBR refresh: $t_{RC} = 62.5 \mu\text{s}$ $t_{RAS} \leq 0.3 \mu\text{s}$	4
Self refresh mode current (L-version)	I_{CC11}	—	2	—	2	—	2	mA	CMOS interface $\overline{RAS}, \overline{CAS} \leq 0.2 \text{ V}$ Dout = High-Z	
Input leakage current	I_{LI}	-10	10	-10	10	-10	10	μA	$0 \text{ V} \leq V_{in} \leq 4.6 \text{ V}$	
Output leakage current	I_{LO}	-10	10	-10	10	-10	10	μA	$0 \text{ V} \leq V_{out} \leq 4.6 \text{ V}$ Dout = disable	
Output high voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High Iout = -2 mA	
Output low voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low Iout = 2 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.
4. $\overline{CAS} = L (\leq 0.2 \text{ V})$ while $\overline{RAS} = L (\leq 0.2 \text{ V})$.

HB56UW272EJN Series, HB56UW264EJN Series

Capacitance (Ta = 25°C, V_{CC} = 3.3 V ± 0.3 V) (HB56UW272EJN)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C _{I1}	—	65	pF	1
Input capacitance ($\overline{\text{RAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$)	C _{I2}	—	55	pF	1
Input capacitance ($\overline{\text{CAS}}$)	C _{I3}	—	34	pF	1
I/O capacitance (DQ, CB)	C _{I/O}	—	20	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\overline{\text{CAS}} = \text{V}_{\text{IH}}$ to disable Dout.

Capacitance (Ta = 25°C, V_{CC} = 3.3 V ± 0.3 V) (HB56UW264EJN)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C _{I1}	—	60	pF	1
Input capacitance ($\overline{\text{RAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$)	C _{I2}	—	48	pF	1
Input capacitance ($\overline{\text{CAS}}$)	C _{I3}	—	27	pF	1
I/O capacitance (DQ)	C _{I/O}	—	20	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\overline{\text{CAS}} = \text{V}_{\text{IH}}$ to disable Dout.

AC Characteristics (Ta = 0 to 70°C, V_{CC} = 3.3 V ±0.3 V, V_{SS} = 0 V) *¹, *², *¹⁸, *¹⁹

Test Conditions

- Input rise and fall times: 2 ns
- Input levels: 0 V, 3.0 V
- Input timing reference levels: 0.8 V, 2.0 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: 1 TTL gate + C_L (100 pF) (Including scope and jig)

HB56UW272EJN Series, HB56UW264EJN Series

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	84	—	104	—	124	—	ns	
$\overline{RAS}$ precharge time	t_{RP}	30	—	40	—	50	—	ns	
$\overline{CAS}$ precharge time	t_{CP}	8	—	10	—	13	—	ns	
$\overline{RAS}$ pulse width	t_{RAS}	50	10000	60	10000	70	10000	ns	
$\overline{CAS}$ pulse width	t_{CAS}	8	10000	10	10000	13	10000	ns	
Row address setup time	t_{ASR}	0	—	0	—	0	—	ns	
Row address hold time	t_{RAH}	8	—	10	—	10	—	ns	
Column address setup time	t_{ASC}	0	—	0	—	0	—	ns	
Column address hold time	t_{CAH}	8	—	10	—	13	—	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	t_{RCD}	12	37	14	45	14	52	ns	3
$\overline{RAS}$ to column address delay time	t_{RAD}	10	25	12	30	12	35	ns	4
$\overline{RAS}$ hold time	t_{RSH}	10	—	13	—	13	—	ns	
$\overline{CAS}$ hold time	t_{CSH}	35	—	40	—	45	—	ns	
$\overline{CAS}$ to $\overline{RAS}$ precharge time	t_{CRP}	5	—	5	—	5	—	ns	
$\overline{OE}$ to Din delay time	t_{OED}	13	—	15	—	18	—	ns	5
$\overline{OE}$ delay time from Din	t_{DZO}	0	—	0	—	0	—	ns	6
$\overline{CAS}$ delay time from Din	t_{DZC}	0	—	0	—	0	—	ns	6
Transition time (rise and fall)	t_T	2	50	2	50	2	50	ns	7
Refresh period (2,048 cycles)	t_{REF}	—	32	—	32	—	32	ms	
Refresh period (2,048 cycles) (L-version)	t_{REF}	—	128	—	128	—	128	ms	

HB56UW272EJN Series, HB56UW264EJN Series

Read Cycle

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Access time from $\overline{\text{RAS}}$	t_{RAC}	—	50	—	60	—	70	ns	8, 9
Access time from $\overline{\text{CAS}}$	t_{CAC}	—	13	—	15	—	18	ns	9, 10, 17
Access time from address	t_{AA}	—	25	—	30	—	35	ns	9, 11, 17
Access time from $\overline{\text{OE}}$	t_{OEA}	—	13	—	15	—	18	ns	9, 21
Read command setup time	t_{RCS}	0	—	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	12
Read command hold time from $\overline{\text{RAS}}$	t_{RCHR}	50	—	60	—	70	—	ns	
Read command hold time to $\overline{\text{RAS}}$	t_{RRH}	5	—	5	—	5	—	ns	12
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	25	—	30	—	35	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	t_{CAL}	15	—	18	—	23	—	ns	
$\overline{\text{CAS}}$ to output in low-Z	t_{CLZ}	0	—	0	—	0	—	ns	
Output data hold time	t_{OH}	3	—	3	—	3	—	ns	22
Output data hold time from $\overline{\text{OE}}$	t_{OHO}	3	—	3	—	3	—	ns	
Output buffer turn-off time	t_{OFF}	—	13	—	15	—	15	ns	13, 22
Output buffer turn-off to $\overline{\text{OE}}$	t_{OEZ}	—	13	—	15	—	15	ns	13
$\overline{\text{CAS}}$ to Din delay time	t_{CDD}	13	—	15	—	18	—	ns	5
Output data hold time from $\overline{\text{RAS}}$	t_{OHR}	3	—	3	—	3	—	ns	22
Output buffer turn-off time to $\overline{\text{RAS}}$	t_{OFR}	—	13	—	15	—	15	ns	22
Output buffer turn-off to $\overline{\text{WE}}$	t_{WEZ}	—	13	—	15	—	15	ns	
$\overline{\text{WE}}$ to Din delay time	t_{WED}	13	—	15	—	18	—	ns	
$\overline{\text{RAS}}$ to Din delay time	t_{RDD}	13	—	15	—	18	—	ns	
$\overline{\text{RAS}}$ next $\overline{\text{CAS}}$ delay time	t_{RNCD}	50	—	60	—	70	—	ns	

Write Cycle

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command setup time	t_{WCS}	0	—	0	—	0	—	ns	14
Write command hold time	t_{WCH}	8	—	10	—	13	—	ns	
Write command pulse width	t_{Wp}	8	—	10	—	10	—	ns	
Write command to $\overline{RAS}$ lead time	t_{RWL}	8	—	10	—	13	—	ns	
Write command to $\overline{CAS}$ lead time	t_{CWL}	8	—	10	—	13	—	ns	
Data-in setup time	t_{DS}	0	—	0	—	0	—	ns	15
Data-in hold time	t_{DH}	8	—	10	—	13	—	ns	15

Read-Modify-Write Cycle

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Read-modify-write cycle time	t_{RWC}	111	—	135	—	161	—	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	t_{RWD}	67	—	79	—	92	—	ns	14
$\overline{CAS}$ to $\overline{WE}$ delay time	t_{CWD}	30	—	34	—	40	—	ns	14
Column address to $\overline{WE}$ delay time	t_{AWD}	42	—	49	—	57	—	ns	14
$\overline{OE}$ hold time $\overline{WE}$	t_{OEh}	13	—	15	—	18	—	ns	

Refresh Cycle

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
$\overline{CAS}$ setup time (CBR refresh cycle)	t_{CSR}	5	—	5	—	5	—	ns	
$\overline{CAS}$ hold time (CBR refresh cycle)	t_{CHR}	8	—	10	—	10	—	ns	
$\overline{WE}$ setup time (CBR refresh cycle)	t_{WRP}	0	—	0	—	0	—	ns	
$\overline{WE}$ hold time (CBR refresh cycle)	t_{WRH}	8	—	10	—	10	—	ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	t_{RPC}	5	—	5	—	5	—	ns	

HB56UW272EJN Series, HB56UW264EJN Series

EDO Page Mode Cycle

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
EDO page mode cycle time	t _{HPC}	20	—	25	—	30	—	ns	20
EDO page mode RAS pulse width	t _{RASP}	—	100000	—	100000	—	100000	ns	16
Access time from $\overline{\text{CAS}}$ precharge	t _{CPA}	—	30	—	35	—	40	ns	9, 17
RAS hold time from $\overline{\text{CAS}}$ precharge	t _{CPRH}	30	—	35	—	40	—	ns	
Output data hole time from $\overline{\text{CAS}}$ low	t _{DOH}	3	—	3	—	3	—	ns	9, 17
$\overline{\text{CAS}}$ hold time referred $\overline{\text{OE}}$	t _{COL}	8	—	10	—	13	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{OE}}$ setup time	t _{COP}	5	—	5	—	5	—	ns	
Read command hold time from $\overline{\text{CAS}}$ precharge	t _{RCHC}	30	—	35	—	40	—	ns	

EDO Page Mode Read-Modify-Write Cycle

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
EDO page mode read-modify-write cycle time	t _{HPRWC}	57	—	68	—	79	—	ns	
$\overline{\text{WE}}$ delay time from $\overline{\text{CAS}}$ precharge	t _{CPW}	45	—	54	—	62	—	ns	14

Self Refresh Mode (L-version)


Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
RAS pulse width (Self refresh)	t _{RASS}	100	—	100	—	100	—	μs	
RAS precharge time (Self refresh)	t _{RPS}	90	—	110	—	130	—	ns	
$\overline{\text{CAS}}$ hold time (Self refresh)	t _{CHS}	−50	—	−50	—	−50	—	ns	

- Notes:
1. AC measurements assume $t_r = 2 \text{ ns}$.
 2. An initial pause of $200 \mu\text{s}$ is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing $\overline{\text{RAS}}$ -only refresh cycle or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles are required.
 3. Operation with the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met, $t_{\text{RCD}}(\text{max})$ is specified as a reference point only; if $t_{\text{RCD}} \geq t_{\text{RAD}}(\text{max}) + t_{\text{AA}}(\text{max}) - t_{\text{CAC}}(\text{max})$, then access time is controlled exclusively by t_{CAC} .
 4. Operation with the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met, $t_{\text{RAD}}(\text{max})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 5. Either t_{OED} or t_{CDD} must be satisfied.
 6. Either t_{DZO} or t_{DZC} must be satisfied.
 7. $V_{\text{IH}}(\text{min})$ and $V_{\text{IL}}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between $V_{\text{IH}}(\text{min})$ and $V_{\text{IL}}(\text{max})$.
 8. Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 9. Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
 10. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ and $t_{\text{RCD}} + t_{\text{CAC}}(\text{max}) \geq t_{\text{RAD}} + t_{\text{AA}}(\text{max})$.
 11. Assumes that $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$ and $t_{\text{RCD}} + t_{\text{CAC}}(\text{max}) \leq t_{\text{RAD}} + t_{\text{AA}}(\text{max})$.
 12. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
 13. $t_{\text{OFF}}(\text{max})$ and $t_{\text{OEZ}}(\text{max})$ define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
 14. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} , and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, and $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ or $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ and $t_{\text{CPW}} \geq t_{\text{CPW}}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 15. These parameters are referred to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in delayed write or read-modify-write cycles.
 16. t_{RASP} defines $\overline{\text{RAS}}$ pulse width in EDO page mode cycles.
 17. Access time is determined by the longest among t_{AA} , t_{CAC} and t_{CPA} .
 18. In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device. After $\overline{\text{RAS}}$ is reset, if $t_{\text{OEH}} \geq t_{\text{CWL}}$, the DQ pin will remain open circuit (high impedance); $t_{\text{OEH}} < t_{\text{OEH}}$, invalid data will be out at each DQ.
 19. All the V_{CC} and V_{SS} pins shall be supplied with the same voltages.
 20. $t_{\text{HPC}}(\text{min})$ can be achieved during a series of EDO page mode write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode $\overline{\text{RAS}}$ cycle (EDO page mode mix cycle (1), (2)), minimum value of $\overline{\text{CAS}}$ cycle ($t_{\text{CAS}} + t_{\text{CP}} + 2t_r$) becomes greater than the specified $t_{\text{HPC}}(\text{min})$ value. The value of $\overline{\text{CAS}}$ cycle time of mixed EDO page mode is shown in EDO page mode mix cycle (1) and (2).
 21. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large $V_{\text{CC}} / V_{\text{SS}}$ line noise, which causes to degrade $V_{\text{IH}} \text{ min.} / V_{\text{IL}} \text{ max level.}$
 22. Data output turns off and becomes high impedance from later rising edge of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. Hold time and turn off time are specified by the timing specifications of later rising edge of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ between t_{OHR} and t_{OH} , and between t_{OFR} and t_{OFF} .


23. Please do not use t_{RASS} timing, $10\ \mu\text{s} \leq t_{\text{RASS}} \leq 100\ \mu\text{s}$. During this period, the device is in transition state from normal operation mode to self refresh mode. If $t_{\text{RASS}} \geq 100\ \mu\text{s}$, then $\overline{\text{RAS}}$ precharge time should use t_{RPS} instead of t_{RP} .
24. If you use distributed CBR refresh mode with $15.6\ \mu\text{s}$ interval in normal read/write cycle, CBR refresh should be executed within $15.6\ \mu\text{s}$ immediately after exiting from and before entering into self refresh mode.
25. If you use $\overline{\text{RAS}}$ only refresh or CBR burst refresh mode in normal read/write cycle, 2048 of distributed CBR refresh with $15.6\ \mu\text{s}$ interval should be executed within 32 ms immediately after exiting from and before entering into the self refresh mode.
26. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self fresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.
27. XXX: H or L (H: $V_{\text{IH}}(\text{min}) \leq V_{\text{IN}} \leq V_{\text{IH}}(\text{max})$, L: $V_{\text{IL}}(\text{min}) \leq V_{\text{IN}} \leq V_{\text{IL}}(\text{max})$)
/////: Invalid Dout
- When the address, clock and input pins are not described on timing waveforms, their pins must be applied V_{IH} or V_{IL} .

Timing Waveforms*27


Read Cycle




Early Write Cycle




Delayed Write Cycle*18




Read-Modify-Write Cycle*18




RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle




Hidden Refresh Cycle



EDO Page Mode Read Cycle




EDO Page Mode Early Write Cycle




HB56UW272EJN Series, HB56UW264EJN Series

EDO Page Mode Delayed Write Cycle*18




EDO Page Mode Read-Modify-Write Cycle*18




HB56UW272EJN Series, HB56UW264EJN Series

Self Refresh Cycle (L-version)* * 23, 24, 25, 26



Physical Outline

Unit: mm/inch



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan
Tel: Tokyo (03) 3270-2111
Fax: (03) 3270-5109

For further information write to:

Hitachi America, Ltd.
Semiconductor & IC Div.
2000 Sierra Point Parkway
Brisbane, CA. 94005-1835
U S A
Tel: 415-589-8300
Fax: 415-583-4207

Hitachi Europe GmbH
Electronic Components Group
Continental Europe
Dornacher Straße 3
D-85622 Feldkirchen
München
Tel: 089-9 91 80-0
Fax: 089-9 29 30 00

Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA
United Kingdom
Tel: 0628-585000
Fax: 0628-778322

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 0104
Tel: 535-2100
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.
Unit 706, North Tower,
World Finance Centre,
Harbour City, Canton Road
Tsim Sha Tsui, Kowloon
Hong Kong
Tel: 27359218
Fax: 27306071

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
1.0	Jan. 27, 1997	Initial issue		
