

Enhanced Product

High Voltage, Latch-Up Proof, 4-/8-Channel Multiplexers

ADG5208-EP/ADG5209-EP

FEATURES

Latch-up proof

5.5 pF off source capacitance

52 pF off drain capacitance

0.4 pC charge injection

Low on resistance: 160 Ω typical

±9 V to ±22 V dual-supply operation

9 V to 40 V single-supply operation

48 V supply maximum ratings

Fully specified at ±15 V, ±20 V, +12 V, and +36 V

V_{SS} to V_{DD} analog signal range

Human body model (HBM) ESD rating

4 kV I/O port to supplies

1 kV I/O port to I/O port

4 kV all other pins

Supports defense and aerospace applications (AQEC standard)

Military temperature range: -55°C to +125°C

Controlled manufacturing baseline

One assembly and test site

One fabrication site

Enhanced product change notification

Qualification data available on request

APPLICATIONS

Automatic test equipment

Data acquisition

Instrumentation

Avionics


Audio and video switching

Communication systems

GENERAL DESCRIPTION

The ADG5208-EP/ADG5209-EP are monolithic CMOS analog multiplexers comprising eight single channels and four differential channels, respectively. The ADG5208-EP switches one of eight inputs to a common output, as determined by the 3-bit binary address lines, A0, A1, and A2. The ADG5209-EP switches one of four differential inputs to a common differential output, as determined by the 2-bit binary address lines, A0 and A1.

An EN input on both devices enables or disables the device. When EN is disabled, all channels switch off. The ultralow capacitance and charge injection of these switches make them ideal solutions for data acquisition and sample-and-hold applications, where low glitch and fast settling are required. Fast switching speed coupled with high signal bandwidth make these devices suitable for video signal switching.



11475-001

Figure 1.

Each switch conducts equally well in both directions when on, and each switch has an input signal range that extends to the power supplies. In the off condition, signal levels up to the supplies are blocked.

The ADG5208-EP/ADG5209-EP do not have V_L pins; instead, the logic power supply is generated internally by an on-chip voltage generator.

Additional application and technical information can be found in the [ADG5208/ADG5209](#) data sheet."

PRODUCT HIGHLIGHTS

1. Trench Isolation Guards Against Latch-Up.
A dielectric trench separates the P and N channel transistors to prevent latch-up even under severe overvoltage conditions.
2. 0.4 pC Charge Injection.
3. Dual-Supply Operation.
For applications where the analog signal is bipolar, the ADG5208-EP/ADG5209-EP can be operated from dual supplies of up to ±22 V.
4. Single-Supply Operation.
For applications where the analog signal is unipolar, the ADG5208-EP/ADG5209-EP can be operated from a single rail power supply of up to 40 V.
5. 3 V Logic-Compatible Digital Inputs.
V_{INH} = 2.0 V, V_{INL} = 0.8 V.
6. No V_L Logic Power Supply Required.

Rev. A

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1	36 V Single Supply.....	6
Applications.....	1	Continuous Current per Channel, Sx, D, or Dx.....	8
General Description	1	Absolute Maximum Ratings	9
Functional Block Diagram	1	ESD Caution.....	9
Product Highlights	1	Pin Configurations and Function Descriptions	10
Revision History	2	Typical Performance Characteristics	12
Specifications.....	3	Test Circuits.....	16
±15 V Dual Supply	3	Outline Dimensions	19
±20 V Dual Supply	4	Ordering Guide	19
12 V Single Supply.....	5		

REVISION HISTORY

10/13—Rev. 0 to Rev. A

Change to Operating Temperature Range, Table 7	9
Change to Ordering Guide.....	19

7/13—Revision 0: Initial Version

SPECIFICATIONS

$\pm 15\text{ V}$ DUAL SUPPLY

$V_{DD} = +15\text{ V} \pm 10\%$, $V_{SS} = -15\text{ V} \pm 10\%$, $GND = 0\text{ V}$, unless otherwise noted.

Table 1.

Parameter	25°C	-40°C to +85°C	-55°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range				V	
On Resistance, R_{ON}	160 200	250	280	Ω typ Ω max Ω typ	$V_S = \pm 10\text{ V}$, $I_S = -1\text{ mA}$; see Figure 26 $V_{DD} = +13.5\text{ V}$, $V_{SS} = -13.5\text{ V}$ $V_S = \pm 10\text{ V}$, $I_S = -1\text{ mA}$
On-Resistance Match Between Channels, ΔR_{ON}	3.5			Ω typ	
On-Resistance Flatness, $R_{FLAT(ON)}$	8 40 50	9	10	Ω max Ω typ Ω max	$V_S = \pm 10\text{ V}$, $I_S = -1\text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, I_S (Off)	± 0.005 ± 0.1	± 0.2	± 0.4	nA typ nA max	$V_{DD} = +16.5\text{ V}$, $V_{SS} = -16.5\text{ V}$ $V_S = \pm 10\text{ V}$, $V_D = \mp 10\text{ V}$; see Figure 28
Drain Off Leakage, I_D (Off)	± 0.005 ± 0.1	± 0.4	± 1.4	nA typ nA max	$V_S = \pm 10\text{ V}$, $V_D = \mp 10\text{ V}$; see Figure 28
Channel On Leakage, I_D (On), I_S (On)	± 0.01 ± 0.2	± 0.5	± 1.4	nA typ nA max	$V_S = V_D = \pm 10\text{ V}$; see Figure 25
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.0	V min	
Input Low Voltage, V_{INL}			0.8	V max	
Input Current, I_{INL} or I_{INH}	0.002		± 0.1	μA typ μA max	$V_{IN} = V_{GND}$ or V_{DD}
Digital Input Capacitance, C_{IN}	3			pF typ	
DYNAMIC CHARACTERISTICS ¹					
Transition Time, $t_{TRANSITION}$	170 205	245	275	ns typ ns max	$R_L = 300\Omega$, $C_L = 35\text{ pF}$ $V_S = 10\text{ V}$; see Figure 31
t_{ON} (EN)	145 185	220	245	ns typ ns max	$R_L = 300\Omega$, $C_L = 35\text{ pF}$ $V_S = 10\text{ V}$; see Figure 33
t_{OFF} (EN)	120 145	165	180	ns typ ns max	$R_L = 300\Omega$, $C_L = 35\text{ pF}$ $V_S = 10\text{ V}$; see Figure 33
Break-Before-Make Time Delay, t_D	65		30	ns typ ns min	$R_L = 300\Omega$, $C_L = 35\text{ pF}$ $V_{S1} = V_{S2} = 10\text{ V}$; see Figure 32
Charge Injection, Q_{INJ}	0.4			pC typ	$V_S = 0\text{ V}$, $R_S = 0\Omega$, $C_L = 1\text{ nF}$; see Figure 34
Off Isolation	-90			dB typ	$R_L = 50\Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; see Figure 29
Channel-to-Channel Crosstalk	-90			dB typ	$R_L = 50\Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; see Figure 27
-3 dB Bandwidth				MHz typ	$R_L = 50\Omega$, $C_L = 5\text{ pF}$; see Figure 30
ADG5208-EP	54			MHz typ	
ADG5209-EP	133			dB typ	
Insertion Loss	-6.4			pF typ	$R_L = 50\Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; see Figure 30
C_S (Off)	5.5			pF typ	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$
C_D (Off)				pF typ	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$
ADG5208-EP	52			pF typ	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$
ADG5209-EP	26			pF typ	$V_S = 0\text{ V}$, $f = 1\text{ MHz}$

Parameter	25°C	-40°C to +85°C	-55°C to +125°C	Unit	Test Conditions/Comments
C _D (On), C _S (On)				pF typ	V _S = 0 V, f = 1 MHz
ADG5208-EP	58			pF typ	V _S = 0 V, f = 1 MHz
ADG5209-EP	31				
POWER REQUIREMENTS					V _{DD} = +16.5 V, V _{SS} = -16.5 V
I _{DD}	45			µA typ	Digital inputs = 0 V or V _{DD}
	55			µA max	
I _{SS}	0.001		80	µA typ	Digital inputs = 0 V or V _{DD}
			1	µA max	
V _{DD} /V _{SS}			±9/±22	V min/V max	GND = 0 V

¹ Guaranteed by design; not subject to production test.

±20 V DUAL SUPPLY

V_{DD} = +20 V ± 10%, V_{SS} = -20 V ± 10%, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	-40°C to +85°C	-55°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range				V	
On Resistance, R _{ON}	140	200	230	Ω typ	V _S = ±15 V, I _S = -1 mA; see Figure 26
	160			Ω max	V _{DD} = +18 V, V _{SS} = -18 V
On-Resistance Match Between Channels, ΔR _{ON}	3.5			Ω typ	V _S = ±15 V, I _S = -1 mA
On-Resistance Flatness, R _{FLAT (ON)}	8	9	10	Ω max	V _S = ±15 V, I _S = -1 mA
	34			Ω typ	
	45	55	60	Ω max	
LEAKAGE CURRENTS					
Source Off Leakage, I _S (Off)	±0.005			nA typ	V _{DD} = +22 V, V _{SS} = -22 V
	±0.1	±0.2	±0.4	nA max	V _S = ±15 V, V _D = ±15 V; see Figure 28
Drain Off Leakage, I _D (Off)	±0.005			nA typ	V _S = ±15 V, V _D = ±15 V; see Figure 28
	±0.1	±0.4	±1.4	nA max	
Channel On Leakage, I _D (On), I _S (On)	±0.01			nA typ	V _S = V _D = ±15 V; see Figure 25
	±0.2	±0.5	±1.4	nA max	
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, V _{INL}			0.8	V max	
Input Current, I _{INL} or I _{INH}	0.002		±0.1	µA typ	V _{IN} = V _{GND} or V _{DD}
				µA max	
Digital Input Capacitance, C _{IN}	3			pF typ	
DYNAMIC CHARACTERISTICS ¹					
Transition Time, t _{TRANSITION}	160			ns typ	R _L = 300 Ω, C _L = 35 pF
	195	225	255	ns max	V _S = 10 V; see Figure 31
t _{ON} (EN)	145			ns typ	R _L = 300 Ω, C _L = 35 pF
	170	200	225	ns max	V _S = 10 V; see Figure 33
t _{OFF} (EN)	120			ns typ	R _L = 300 Ω, C _L = 35 pF
	140	155	170	ns max	V _S = 10 V; see Figure 33
Break-Before-Make Time Delay, t _D	55		25	ns typ	R _L = 300 Ω, C _L = 35 pF
				ns min	V _{S1} = V _{S2} = 10 V; see Figure 32
Charge Injection, Q _{INJ}	0.3			pC typ	V _S = 0 V, R _S = 0 Ω, C _L = 1 nF; see Figure 34
Off Isolation	-90			dB typ	R _L = 50 Ω, C _L = 5 pF, f = 1 MHz; see Figure 29
Channel-to-Channel Crosstalk	-90			dB typ	R _L = 50 Ω, C _L = 5 pF, f = 1 MHz; see Figure 27

Parameter	25°C	-40°C to +85°C	-55°C to +125°C	Unit	Test Conditions/Comments
-3 dB Bandwidth ADG5208-EP ADG5209-EP	60 130			MHz typ MHz typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}$; see Figure 30
Insertion Loss	-5.6			dB typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}$; see Figure 30
C_S (Off) C_D (Off) ADG5208-EP ADG5209-EP	5.5 51 26			pF typ pF typ pF typ	$V_S = 0 \text{ V}, f = 1 \text{ MHz}$ $V_S = 0 \text{ V}, f = 1 \text{ MHz}$ $V_S = 0 \text{ V}, f = 1 \text{ MHz}$ $V_S = 0 \text{ V}, f = 1 \text{ MHz}$
C_D (On), C_S (On) ADG5208-EP ADG5209-EP	57 31			pF typ pF typ	$V_S = 0 \text{ V}, f = 1 \text{ MHz}$ $V_S = 0 \text{ V}, f = 1 \text{ MHz}$
POWER REQUIREMENTS					$V_{DD} = +22 \text{ V}, V_{SS} = -22 \text{ V}$ Digital inputs = 0 V or V_{DD}
I_{DD}	50			μA typ	
I_{SS}	70 0.001		120 1 $\pm 9/\pm 22$	μA max μA typ μA max V_{min}/V_{max}	Digital inputs = 0 V or V_{DD}
V_{DD}/V_{SS}					GND = 0 V

¹ Guaranteed by design; not subject to production test.

12 V SINGLE SUPPLY

$V_{DD} = 12 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, GND = 0 V, unless otherwise noted.

Table 3.

Parameter	25°C	-40°C to +85°C	-55°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range					
On Resistance, R_{ON}	350		0 V to V_{DD}	V Ω typ	$V_S = 0 \text{ V} \text{ to } 10 \text{ V}, I_S = -1 \text{ mA}$; see Figure 26
On-Resistance Match Between Channels, ΔR_{ON}	500 5	610	700	Ω max Ω typ	$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$ $V_S = 0 \text{ V} \text{ to } 10 \text{ V}, I_S = -1 \text{ mA}$
On-Resistance Flatness, $R_{FLAT(ON)}$	20 160 280	22 335	24 370	Ω max Ω typ Ω max	$V_S = 0 \text{ V} \text{ to } 10 \text{ V}, I_S = -1 \text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, I_S (Off)	± 0.005			nA typ	$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$ $V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}$; see Figure 28
Drain Off Leakage, I_D (Off)	± 0.1 ± 0.005	± 0.2	± 0.4	nA max nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}$; see Figure 28
Channel On Leakage, I_D (On), I_S (On)	± 0.1 ± 0.01 ± 0.2	± 0.4 ± 0.5	± 1.4 ± 1.4	nA max nA typ nA max	$V_S = V_D = 1 \text{ V}/10 \text{ V}$; see Figure 25
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.0	V min	
Input Low Voltage, V_{INL}			0.8	V max	
Input Current, I_{INL} or I_{INH}	0.002		± 0.1	μA typ μA max	
Digital Input Capacitance, C_{IN}	3			pF typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$

Parameter	25°C	-40°C to +85°C	-55°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS ¹					
Transition Time, t _{TRANSITION}	210 270	330	380	ns typ ns max	R _L = 300 Ω, C _L = 35 pF V _S = 8 V; see Figure 31
t _{ON} (EN)	215 275	345	400	ns typ ns max	R _L = 300 Ω, C _L = 35 pF V _S = 8 V; see Figure 33
t _{OFF} (EN)	115 140	160	175	ns typ ns max	R _L = 300 Ω, C _L = 35 pF V _S = 8 V; see Figure 33
Break-Before-Make Time Delay, t _D	135		65	ns typ ns min	R _L = 300 Ω, C _L = 35 pF V _{S1} = V _{S2} = 8 V; see Figure 32
Charge Injection, Q _{INJ}	0.3			pC typ	V _S = 6 V, R _S = 0 Ω, C _L = 1 nF; see Figure 34
Off Isolation	-90			dB typ	R _L = 50 Ω, C _L = 5 pF, f = 1 MHz; see Figure 29
Channel-to-Channel Crosstalk	-90			dB typ	R _L = 50 Ω, C _L = 5 pF, f = 1 MHz; see Figure 27
-3 dB Bandwidth				MHz typ	R _L = 50 Ω, C _L = 5 pF; see Figure 30
ADG5208-EP	60			MHz typ	
ADG5209-EP	120			MHz typ	
Insertion Loss	-8.8			dB typ	R _L = 50 Ω, C _L = 5 pF, f = 1 MHz; see Figure 30
C _S (Off)	6			pF typ	V _S = 6 V, f = 1 MHz
C _D (Off)				pF typ	
ADG5208-EP	56			pF typ	V _S = 6 V, f = 1 MHz
ADG5209-EP	28			pF typ	V _S = 6 V, f = 1 MHz
C _D (On), C _S (On)				pF typ	V _S = 6 V, f = 1 MHz
ADG5208-EP	63			pF typ	V _S = 6 V, f = 1 MHz
ADG5209-EP	35			pF typ	V _S = 6 V, f = 1 MHz
POWER REQUIREMENTS					
I _{DD}	40			μA typ	V _{DD} = 13.2 V
	50		75	μA max	Digital inputs = 0 V or V _{DD}
V _{DD}			9/40	V min/V max	GND = 0 V, V _{SS} = 0 V

¹ Guaranteed by design; not subject to production test.

36 V SINGLE SUPPLY

V_{DD} = 36 V ± 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 4.

Parameter	25°C	-40°C to +85°C	-55°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range				V	
On Resistance, R _{ON}	150		0 V to V _{DD}	Ω typ	V _S = 0 V to 30 V, I _S = -1 mA; see Figure 26
	170	215	245	Ω max	V _{DD} = 32.4 V, V _{SS} = 0 V
On-Resistance Match Between Channels, ΔR _{ON}	3.5			Ω typ	V _S = 0 V to 30 V, I _S = -1 mA
	8	9	10	Ω max	
On-Resistance Flatness, R _{FLAT(ON)}	35			Ω typ	V _S = 0 V to 30 V, I _S = -1 mA
	55	65	70	Ω max	
LEAKAGE CURRENTS					
Source Off Leakage, I _S (Off)	±0.005			nA typ	V _{DD} = 39.6 V, V _{SS} = 0 V
	±0.1	±0.2	±0.4	nA max	V _S = 1 V/30 V, V _D = 30 V/1 V; see Figure 28

Enhanced Product

ADG5208-EP/ADG5209-EP

Parameter	25°C	-40°C to +85°C	-55°C to +125°C	Unit	Test Conditions/Comments
Drain Off Leakage, I_D (Off)	± 0.005			nA typ	$V_S = 1 \text{ V}/30 \text{ V}, V_D = 30 \text{ V}/1 \text{ V}$; see Figure 28
Channel On Leakage, I_D (On), I_S (On)	± 0.1 ± 0.01 ± 0.2	± 0.4 ± 0.5	± 1.4 ± 1.4	nA max nA typ nA max	$V_S = V_D = 1 \text{ V}/30 \text{ V}$; see Figure 25
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.0	V min	
Input Low Voltage, V_{INL}			0.8	V max	
Input Current, I_{INL} or I_{INH}	0.002		± 0.1	μA typ μA max	$V_{IN} = V_{GND}$ or V_{DD}
Digital Input Capacitance, C_{IN}	3			pF typ	
DYNAMIC CHARACTERISTICS ¹					
Transition Time, $t_{TRANSITION}$	185			ns typ	$R_L = 300 \Omega, C_L = 35 \text{ pF}$
	230	245	259	ns max	$V_S = 18 \text{ V}$; see Figure 31
t_{ON} (EN)	170			ns typ	$R_L = 300 \Omega, C_L = 35 \text{ pF}$
	210	230	255	ns max	$V_S = 18 \text{ V}$; see Figure 33
t_{OFF} (EN)	125			ns typ	$R_L = 300 \Omega, C_L = 35 \text{ pF}$
	180	180	180	ns max	$V_S = 18 \text{ V}$; see Figure 33
Break-Before-Make Time Delay, t_D	70		30	ns typ ns min	$R_L = 300 \Omega, C_L = 35 \text{ pF}$
Charge Injection, Q_{INJ}	0.4			pC typ	$V_{S1} = V_{S2} = 18 \text{ V}$; see Figure 32
Off Isolation	-90			dB typ	$V_S = 18 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}$; see Figure 34
Channel-to-Channel Crosstalk	-90			dB typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}$; see Figure 29
-3 dB Bandwidth					$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}$; see Figure 27
ADG5208-EP	65			MHz typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}$; see Figure 30
ADG5209-EP	130			MHz typ	
Insertion Loss	-6			dB typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}$; see Figure 30
C_S (Off)	5.5			pF typ	$V_S = 18 \text{ V}, f = 1 \text{ MHz}$
C_D (Off)					
ADG5208-EP	51			pF typ	$V_S = 18 \text{ V}, f = 1 \text{ MHz}$
ADG5209-EP	25			pF typ	$V_S = 18 \text{ V}, f = 1 \text{ MHz}$
C_D (On), C_S (On)					
ADG5208-EP	57			pF typ	$V_S = 18 \text{ V}, f = 1 \text{ MHz}$
ADG5209-EP	32			pF typ	$V_S = 18 \text{ V}, f = 1 \text{ MHz}$
POWER REQUIREMENTS					
I_{DD}	80			μA typ	$V_{DD} = 39.6 \text{ V}$
	100			μA max	Digital inputs = 0 V or V_{DD}
V_{DD}			155 9/40	V min/V max	GND = 0 V, $V_{SS} = 0 \text{ V}$

¹ Guaranteed by design; not subject to production test.

CONTINUOUS CURRENT PER CHANNEL, Sx, D, OR Dx

Table 5. ADG5208-EP

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, Sx OR D				
$V_{DD} = +15\text{ V}$, $V_{SS} = -15\text{ V}$				
TSSOP ($\theta_{JA} = 112.6^\circ\text{C/W}$)	40	24	14.5	mA maximum
LFCSP ($\theta_{JA} = 30.4^\circ\text{C/W}$)	69	37	18	mA maximum
$V_{DD} = +20\text{ V}$, $V_{SS} = -20\text{ V}$				
TSSOP ($\theta_{JA} = 112.6^\circ\text{C/W}$)	42	26.5	14.5	mA maximum
LFCSP ($\theta_{JA} = 30.4^\circ\text{C/W}$)	75	40	18	mA maximum
$V_{DD} = 12\text{ V}$, $V_{SS} = 0\text{ V}$				
TSSOP ($\theta_{JA} = 112.6^\circ\text{C/W}$)	28	19	12	mA maximum
LFCSP ($\theta_{JA} = 30.4^\circ\text{C/W}$)	40	25	14.5	mA maximum
$V_{DD} = 36\text{ V}$, $V_{SS} = 0\text{ V}$				
TSSOP ($\theta_{JA} = 112.6^\circ\text{C/W}$)	40	26	14.5	mA maximum
LFCSP ($\theta_{JA} = 30.4^\circ\text{C/W}$)	72	39	18	mA maximum

Table 6. ADG5209-EP

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, Sx OR Dx				
$V_{DD} = +15\text{ V}$, $V_{SS} = -15\text{ V}$				
TSSOP ($\theta_{JA} = 112.6^\circ\text{C/W}$)	29	19	12	mA maximum
LFCSP ($\theta_{JA} = 30.4^\circ\text{C/W}$)	51	30	16	mA maximum
$V_{DD} = +20\text{ V}$, $V_{SS} = -20\text{ V}$				
TSSOP ($\theta_{JA} = 112.6^\circ\text{C/W}$)	30	20	12.5	mA maximum
LFCSP ($\theta_{JA} = 30.4^\circ\text{C/W}$)	55	32	17	mA maximum
$V_{DD} = 12\text{ V}$, $V_{SS} = 0\text{ V}$				
TSSOP ($\theta_{JA} = 112.6^\circ\text{C/W}$)	20	14	10	mA maximum
LFCSP ($\theta_{JA} = 30.4^\circ\text{C/W}$)	29	20	12.5	mA maximum
$V_{DD} = 36\text{ V}$, $V_{SS} = 0\text{ V}$				
TSSOP ($\theta_{JA} = 112.6^\circ\text{C/W}$)	30	20	12.5	mA maximum
LFCSP ($\theta_{JA} = 30.4^\circ\text{C/W}$)	54	31	17	mA maximum

ABSOLUTE MAXIMUM RATINGS

T_A = 25°C, unless otherwise noted.

Table 7.

Parameter	Rating
V _{DD} to V _{SS}	48 V
V _{DD} to GND	-0.3 V to +48 V
V _{SS} to GND	+0.3 V to -48 V
Analog Inputs ¹	V _{SS} – 0.3 V to V _{DD} + 0.3 V or 30 mA, whichever occurs first
Digital Inputs ¹	V _{SS} – 0.3 V to V _{DD} + 0.3 V or 30 mA, whichever occurs first
Peak Current, Sx, D, or Dx Pins ADG5208-EP	126 mA (pulsed at 1 ms, 10% duty cycle maximum) 92 mA (pulsed at 1 ms, 10% duty cycle maximum)
ADG5209-EP	Data + 15%
Continuous Current, Sx, D, or Dx Pins ²	
Temperature Range	
Operating	-55°C to +125°C
Storage	-65°C to +150°C
Junction Temperature	150°C
Thermal Impedance, θ _{JA}	
16-Lead TSSOP (4-Layer Board)	112.6°C/W
16-Lead LFCSP (4-Layer Board)	30.4°C/W
Reflow Soldering Peak Temperature, Pb Free	260(+0/-5)°C
HBM ESD	
I/O Port to Supplies	4 kV
I/O Port to I/O Port	1 kV
All Other Pins	4 kV

¹ Overvoltages at the Ax, EN, Sx, D, and Dx pins are clamped by internal diodes. Limit current to the maximum ratings given.

² See Table 5 and Table 6.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating can be applied at any one time.

ESD CAUTION



ESD (electrostatic discharge) sensitive device.
Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. ADG5208-EP Pin Configuration (TSSOP)

Table 8. ADG5208-EP Pin Function Descriptions

Pin No.	Mnemonic	Description
1	A0	Logic Control Input.
2	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, the Ax logic inputs determine the on switches.
3	V _{ss}	Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground.
4	S1	Source Terminal 1. This pin can be an input or an output.
5	S2	Source Terminal 2. This pin can be an input or an output.
6	S3	Source Terminal 3. This pin can be an input or an output.
7	S4	Source Terminal 4. This pin can be an input or an output.
8	D	Drain Terminal. This pin can be an input or an output.
9	S8	Source Terminal 8. This pin can be an input or an output.
10	S7	Source Terminal 7. This pin can be an input or an output.
11	S6	Source Terminal 6. This pin can be an input or an output.
12	S5	Source Terminal 5. This pin can be an input or an output.
13	V _{DD}	Most Positive Power Supply Potential.
14	GND	Ground (0 V) Reference.
15	A2	Logic Control Input.
16	A1	Logic Control Input.

Table 9. ADG5208-EP Truth Table

A2	A1	A0	EN	On Switch
X ¹	X ¹	X ¹	0	None
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

¹ X is don't care.




Figure 3. ADG5209-EP Pin Configuration (TSSOP)

Table 10. ADG5209-EP Pin Function Descriptions


Pin No.	Mnemonic	Description
1	A0	Logic Control Input.
2	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine the on switches.
3	V _{ss}	Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground.
4	S1A	Source Terminal 1A. This pin can be an input or an output.
5	S2A	Source Terminal 2A. This pin can be an input or an output.
6	S3A	Source Terminal 3A. This pin can be an input or an output.
7	S4A	Source Terminal 4A. This pin can be an input or an output.
8	DA	Drain Terminal A. This pin can be an input or an output.
9	DB	Drain Terminal B. This pin can be an input or an output.
10	S4B	Source Terminal 4B. This pin can be an input or an output.
11	S3B	Source Terminal 3B. This pin can be an input or an output.
12	S2B	Source Terminal 2B. This pin can be an input or an output.
13	S1B	Source Terminal 1B. This pin can be an input or an output.
14	V _{DD}	Most Positive Power Supply Potential.
15	GND	Ground (0 V) Reference.
16	A1	Logic Control Input.

Table 11. ADG5209-EP Truth Table


A1	A0	EN	On Switch Pair
X ¹	X ¹	0	None
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

¹ X is don't care.


TYPICAL PERFORMANCE CHARACTERISTICS

Figure 4. R_{ON} as a Function of V_S, V_D (± 20 V Dual Supply)


11475-006

Figure 7. R_{ON} as a Function of V_S, V_D (36 V Single Supply)


11475-009

Figure 5. R_{ON} as a Function of V_S, V_D (± 15 V Dual Supply)


11475-007

Figure 8. R_{ON} as a Function of V_S, V_D for Different Temperatures, ± 15 V Dual Supply

11475-008

Figure 6. R_{ON} as a Function of V_S, V_D (12 V Single Supply)

11475-008

Figure 9. R_{ON} as a Function of V_S, V_D for Different Temperatures, ± 20 V Dual Supply

11475-009




Figure 10. R_{ON} as a Function of V_S , V_D for Different Temperatures,
12 V Single Supply




Figure 11. R_{ON} as a Function of V_S , V_D for Different Temperatures,
36 V Single Supply




Figure 12. Leakage Currents vs. Temperature, ± 15 V Dual Supply




Figure 13. Leakage Currents vs. Temperature, ± 20 V Dual Supply




Figure 14. Leakage Currents vs. Temperature, 12 V Single Supply




Figure 15. Leakage Currents vs. Temperature, 36 V Single Supply





Figure 16. Off Isolation vs. Frequency, $\pm 15\text{ V}$ Dual SupplyFigure 19. ACPSRR vs. Frequency, $\pm 15\text{ V}$ Dual SupplyFigure 17. Crosstalk vs. Frequency, $\pm 15\text{ V}$ Dual Supply

Figure 20. Bandwidth




Figure 18. Charge Injection vs. Source Voltage, Drain to Source







Figure 21. Charge Injection vs. Source Voltage, Source to Drain

Figure 22. $t_{\text{TRANSITION}}$ Times vs. TemperatureFigure 24. ADG5208-EP Capacitance vs. Source Voltage, $\pm 15V$ Dual SupplyFigure 23. ADG5209-EP Capacitance vs. Source Voltage, $\pm 15V$ Dual Supply

TEST CIRCUITS




Figure 25. On Leakage




Figure 28. Off Leakage




Figure 26. On Resistance




Figure 29. Off Isolation




Figure 27. Channel-to-Channel Crosstalk







Figure 30. Bandwidth

Figure 31. Address to Output Switching Times, $t_{TRANSITION}$ Figure 32. Break-Before-Make Time Delay, t_D Figure 33. Enable Delay, $t_{ON} (EN)$, $t_{OFF} (EN)$





Figure 34. Charge Injection

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 35. 16-Lead Thin Shrink Small Outline Package [TSSOP]

(RU-16)

Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADG5208SRU-EP-RL7	-55°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5209SRU-EP-RL7	-55°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16

NOTES