



## General Description

The QN3107M6N is the highest performance trench N-Channel MOSFET with extreme high cell density , which provide excellent RDSON and gate charge for most of the synchronous buck converter applications .

The QN3107M6N meet the RoHS and Green Product requirement with full function reliability approved.

## Features

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Green Device Available

## Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	30	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	118	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	74	A
$I_D @ T_A = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	22	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	17	A
$I_{DM}$	Pulsed Drain Current <sup>2</sup>	236	A
EAS	Single Pulse Avalanche Energy <sup>3</sup>	155.1	mJ
$I_{AS}$	Avalanche Current	55.7	A
$P_D @ T_C = 25^\circ C$	Total Power Dissipation <sup>4</sup>	56	W
$P_D @ T_A = 25^\circ C$	Total Power Dissipation <sup>4</sup>	2.0	W
$T_{STG}$	Storage Temperature Range	-55 to 150	°C
$T_J$	Operating Junction Temperature Range	-55 to 150	°C

## Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-Ambient <sup>1</sup>	44	62	°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case <sup>1</sup>	2.2	2.5	°C/W

**Electrical Characteristics ( $T_J=25^\circ\text{C}$ , unless otherwise noted)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$\text{V}_{\text{GS}}=0\text{V}$ , $\text{I}_D=250\mu\text{A}$	30	---	---	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	BVDSS Temperature Coefficient	Reference to $25^\circ\text{C}$ , $\text{I}_D=1\text{mA}$	---	0.01	---	$\text{V}/^\circ\text{C}$
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance <sup>2</sup>	$\text{V}_{\text{GS}}=10\text{V}$ , $\text{I}_D=30\text{A}$	---	2.1	2.6	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=4.5\text{V}$ , $\text{I}_D=15\text{A}$	---	2.9	3.8	
$\text{V}_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$\text{V}_{\text{GS}}=\text{V}_{\text{DS}}$ , $\text{I}_D=250\mu\text{A}$	1.2	---	2.5	V
$\Delta \text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{GS}(\text{th})}$ Temperature Coefficient		---	-4.6	---	$\text{mV}/^\circ\text{C}$
$\text{I}_{\text{DSS}}$	Drain-Source Leakage Current	$\text{V}_{\text{DS}}=24\text{V}$ , $\text{V}_{\text{GS}}=0\text{V}$ , $T_J=25^\circ\text{C}$	---	---	1	$\text{uA}$
		$\text{V}_{\text{DS}}=24\text{V}$ , $\text{V}_{\text{GS}}=0\text{V}$ , $T_J=55^\circ\text{C}$	---	---	5	
$\text{I}_{\text{GSS}}$	Gate-Source Leakage Current	$\text{V}_{\text{GS}}=\pm 20\text{V}$ , $\text{V}_{\text{DS}}=0\text{V}$	---	---	$\pm 100$	nA
$\text{gfs}$	Forward Transconductance	$\text{V}_{\text{DS}}=5\text{V}$ , $\text{I}_D=15\text{A}$	---	47.5	---	S
$\text{R}_g$	Gate Resistance	$\text{V}_{\text{DS}}=0\text{V}$ , $\text{V}_{\text{GS}}=0\text{V}$ , $f=1\text{MHz}$	---	0.9	---	$\Omega$
$\text{Q}_g$	Total Gate Charge (10V)	$\text{V}_{\text{DS}}=15\text{V}$ , $\text{V}_{\text{GS}}=4.5\text{V}$ , $\text{I}_D=15\text{A}$	---	31.4	---	$\text{nC}$
$\text{Q}_g$	Total Gate Charge (4.5V)		---	15.1	---	
$\text{Q}_{\text{gs}}$	Gate-Source Charge		---	5.4	---	
$\text{Q}_{\text{gd}}$	Gate-Drain Charge		---	5.2	---	
$\text{T}_{\text{d}(\text{on})}$	Turn-On Delay Time	$\text{V}_{\text{DD}}=15\text{V}$ , $\text{V}_{\text{GS}}=10\text{V}$ , $\text{R}_G=3.3\Omega$	---	10.8	---	$\text{ns}$
$\text{T}_r$	Rise Time		---	44.6	---	
$\text{T}_{\text{d}(\text{off})}$	Turn-Off Delay Time		---	25.3	---	
$\text{T}_f$	Fall Time		---	6.1	---	
$\text{C}_{\text{iss}}$	Input Capacitance	$\text{V}_{\text{DS}}=15\text{V}$ , $\text{V}_{\text{GS}}=0\text{V}$ , $f=1\text{MHz}$	---	1950	---	$\text{pF}$
$\text{C}_{\text{oss}}$	Output Capacitance		---	1120	---	
$\text{C}_{\text{rss}}$	Reverse Transfer Capacitance		---	42	---	

**Guaranteed Avalanche Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
EAS	Single Pulse Avalanche Energy <sup>5</sup>	$\text{V}_{\text{DD}}=25\text{V}$ , $\text{L}=0.1\text{mH}$ , $\text{I}_{\text{AS}}=35\text{A}$	61.25	---	---	mJ

**Diode Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$I_s$	Continuous Source Current <sup>1,6</sup>	$\text{V}_G=\text{V}_D=0\text{V}$ , Force Current	---	---	118	A
			---	---	236	A
$V_{\text{SD}}$	Diode Forward Voltage <sup>2</sup>	$\text{V}_{\text{GS}}=0\text{V}$ , $\text{I}_s=1\text{A}$ , $T_J=25^\circ\text{C}$	---	---	1.2	V
$\text{trr}$	Reverse Recovery Time	$\text{I}_F=15\text{A}$ , $\text{di}/\text{dt}=100\text{A}/\mu\text{s}$ , $T_J=25^\circ\text{C}$	---	73.6	---	nS
Qrr	Reverse Recovery Charge		---	62.3	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leq 300\mu\text{s}$  , duty cycle  $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is  $\text{V}_{\text{DD}}=25\text{V}, \text{V}_{\text{GS}}=10\text{V}, \text{L}=0.1\text{mH}$
- 4.The power dissipation is limited by  $150^\circ\text{C}$  junction temperature
- 5.The Min. value is 100% EAS tested guarantee.
- 6.The data is theoretically the same as  $\text{I}_D$  and  $\text{I}_{\text{DM}}$  , in real applications , should be limited by total power dissipation.

### Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$











Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$


**Fig.7 Drain-Source On-State Resistance**

**Fig.8 Transfer Characteristics**

**Fig.9 Capacitance**

**Fig.10 Safe Operating Area**

**Fig.11 Transient Thermal Impedance**

### Top Marking



### PRPAK5X6 Package Outline Drawing



#### Note:

- ALL DIMENSIONS LISTED ON THE DRAWING MEETING JEDEC STANDARD.
- PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.
- RECOMMENDED LAND PATTERN DESIGN IS ONLY FOR REFERENCE