

# 3.3V Radiation Tolerant CAN Transceiver, 1Mbps, Low Power Shutdown, Split Termination Output

### ISL72028SEH

The Intersil <u>ISL72028SEH</u> is a radiation tolerant 3.3V CAN transceiver that is compatible with the ISO11898-2 standard for applications calling for Controller Area Network (CAN) serial communication in satellites and aerospace communications, and telemetry data processing in harsh industrial environments.

The transceiver can transmit and receive at bus speeds of up to 1Mbps. The device is designed to operate over a common-mode range of -7V to +12V with a maximum of 120 nodes. The device has three discrete selectable driver rise/fall time options, a low power shutdown mode and a split termination output.

Receiver (Rx) inputs feature a "full fail-safe" design, which ensures a logic high Rx output if the Rx inputs are floating, shorted, or terminated but undriven.

The ISL72028SEH is available in an 8 Ld hermetic ceramic flatpack and die form that operate across the temperature range of -55  $^{\circ}$ C to +125  $^{\circ}$ C. The logic inputs are tolerant with 5V systems.

Other CAN transceivers available are the <u>ISL72026SEH</u> and <u>ISL72027SEH</u>. For a list of differences see <u>Table 1 on page 2</u>.

### **Related Literature**

- UG051, "ISL7202xSEHEVAL1Z Evaluation Board User Guide"
- TR018, "Single Event Effects (SEE) Testing of the ISL72027SEH CAN Transceiver"
- TR022, "Total Dose Testing of the ISL72026SEH, ISL72027SEH and ISL72028SEH CAN Transceivers"

### **Features**

- Electrically screened to SMD 5962-15228
- ESD protection on all pins......4kV HBM
- · Compatible with ISO11898-2
- Operating supply range . . . . . . . . . . . . . . . . . 3.0V to 3.6V
- Bus pin fault protection to ±20V
- · Undervoltage lockout
- Cold spare: powered down devices/nodes will not affect active devices operating in parallel
- · Three selectable driver rise and fall times
- Glitch free bus I/O during power-up and power-down
- Full fail-safe (open, short, terminated/undriven) receiver
- · Hi Z input allows for 120 nodes on the bus
- High data rates.....up to 1Mbps
- Quiescent supply current .................................. 7mA (max)
- -7V to +12V common-mode input voltage range
- . 5V tolerant logic inputs
- · Thermal shutdown
- · Acceptance tested to 75krad(Si) (LDR) wafer-by-wafer
- Radiation tolerance
  - SEL/B immune to LET 60MeV cm<sup>2</sup>/mg
  - Low dose rate (0.01rad(Si)/s) ......75krad(Si)

### **Applications**

- Satellites and aerospace communications
- Telemetry data processing
- · High-end industrial environments
- · Harsh environments




FIGURE 1. TYPICAL APPLICATION




FIGURE 2. FAST DRIVER AND RECEIVER WAVEFORMS

### **Ordering Information**

ORDERING/SMD NUMBER (Note 1)	PART NUMBER (Note 2)	TEMPERATURE RANGE (°C)	PACKAGE (RoHS Compliant)	PKG DWG #
5962L1522803VXC	ISL72028SEHVF	-55 to +125	8 Ld Ceramic Flat Pack	K8.A
ISL72028SEHF/PROTO	ISL72028SEHF/PROTO	-55 to +125	8 Ld Ceramic Flat Pack	K8.A
5962L1522803V9A	ISL72028SEHVX	-55 to +125	Die	
ISL72028SEHX/SAMPLE	ISL72028SEHX/SAMPLE	-55 to +125	Die	
ISL72028SEHEVAL1Z	<b>Evaluation Board</b>	·		·

#### NOTES:

- 1. Specifications for radiation tolerant QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD numbers listed in the Ordering Information table must be used when ordering.
- 2. These Intersil Pb-free Hermetic packaged products employ 100% Au plate e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.

#### TABLE 1. ISL7202xSEH PRODUCT FAMILY FEATURES TABLE


SPEC	ISL72026SEH	ISL72027SEH	ISL72028SEH
Loopback Feature	Yes	No	No
VREF Output	No	Yes	Yes
Listen Mode	Yes	Yes	No
Shutdown Mode	No	No	Yes
VTHRLM	1150mV (Max)	1150mV (Max)	N/A
VTHFLM	525mV (Min)	525mV (Min)	N/A
VHYSLM	50mV (Min)	50mV (Min)	N/A
Supply Current, Listen Mode	2mA (Max)	2mA (Max)	N/A
Supply Current, Shutdown Mode	N/A	N/A	50μA (Max)
VREF Leakage Current	N/A	±25μA (Max)	±25μΑ (Max)

N/A: Not Applicable

## **Pin Configuration**

ISL72028SEH (8 LD CERAMIC FLATPACK) TOP VIEW

Note: The package lid is tied to ground.



# **Pin Descriptions**

PIN#	PIN NAME	FUNCTION				
1	D	N Driver Digital Input. The bus states are LOW = Dominant and HIGH = Recessive. Internally tied HIGH.				
2	GND	ound connection.				
3	vcc	tem power supply input (3.0V to 3.6V). The typical voltage for the device is 3.3V.				
4	R	CAN Data Receiver Output. The bus states are LOW = Dominant and HIGH = Recessive.				
8	RS	A resistor to GND from this pin controls the rise and fall time of the CAN output waveform. Drive RS HIGH to put into low power shutdown.				
7	CANH	CAN bus line for low level output				
6	CANL	CAN bus line for high level output				
5	VREF	VCC/2 reference output for split mode termination.				

Submit Document Feedback 2 intersil FN8764.1
November 9, 2015

# **Equivalent Input and Output Schematic Diagrams**




FIGURE 3. CANH AND CANL INPUTS




FIGURE 4. CANH OUTPUT




FIGURE 5. CANL OUTPUT




FIGURE 6. D INPUT




FIGURE 7. R OUTPUT




FIGURE 8. RS INPUT




FIGURE 9. VREF

3

### **Absolute Maximum Ratings**

VCC to GND With/Without Ion Beam0.3V to 4.5V
CANH, CANL, VREF Under Ion Beam ±18V
CANH, CANL, VREF
I/O Voltages
D, R, RS0.5V to 7V
Receiver Output Current10mA to 10mA
Output Short-Circuit Duration
ESD Rating:
Human Body Model
CANH, CANL Bus Pins (Tested per MIL-PRF-883 3015.7) 4kV
All Other Pins (Tested per MIL-PRF-883 3015.7) 4kV
Charged Device Model (Tested per JESD22-C101D)
Machine Model (Tested per JESD22-A115-A)200V

### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ (°C/W)	$\theta_{JC}(^{\circC/W})$
8 Ld FP Package (Notes 3, 4) Direct Attach	39	7
Maximum Junction Temperature		+175°C
Storage Temperature Range	6	5°C to +150°C

### **Recommended Operating Conditions**

Temperature Range	io +125°C
V <sub>CC</sub> Supply Voltage	0V to 3.6V
Voltage on CAN I/O	-7V to 12V
V <sub>IH</sub> D Logic Pin	2V to 5.5V
V <sub>IL</sub> D Logic Pin	0V to 0.8V
I <sub>OH</sub> Driver (CANH - CANL = 1.5V, V <sub>CC</sub> = 3.3V)	40mA
I <sub>OH</sub> Receiver (V <sub>OH</sub> = 2.4V)	4mA
I <sub>OL</sub> Driver (CANH - CANL = 1.5V, V <sub>CC</sub> = 3.3V)	+40mA
I <sub>OL</sub> Receiver (V <sub>OL</sub> = 0.4V)	+4mA

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- θ<sub>JA</sub> is measured with the component mounted on a high effective thermal conductivity test board (two buried 1oz copper planes) with "direct attach" features package base mounted to PCB thermal land with a 10mil gap fill material having a k of 1W/m-K. See Tech Brief <u>TB379</u>.
- 4. For  $\theta_{\mbox{\scriptsize JC}},$  the "case temp" location is the center of the package underside.

**Electrical Specifications** Test Conditions:  $V_{CC} = 3.0V$  to 3.6V; Typicals are at  $T_A = +25 \,^{\circ}\text{C}$  (Note 7); unless otherwise specified (Note 5). Boldface limits apply across the operating temperature range, -55  $^{\circ}\text{C}$  to +125  $^{\circ}\text{C}$  or over a total ionizing dose of 75krad(Si) at +25  $^{\circ}\text{C}$  with exposure at a low dose rate of <10mrad(SI)/s.

PARAMETER	SYMBOL	TEST CONDITIONS		TEMP (°C)	MIN (Note 6)	TYP (Note 7)	MAX ( <u>Note 6</u> )	UNIT
DRIVER ELECTRICAL CHARACTER	ISTICS							
Dominant Bus Output Voltage	V <sub>O(DOM)</sub>	D = 0V, CANH, RS = 0V, Figures 10 and 11	3.0V ≤ V <sub>CC</sub> ≤ 3.6V	Full	2.25	2.85	v <sub>cc</sub>	٧
		D = 0V, CANL, RS = 0V, <u>Figures 10</u> and <u>11</u>		Full	0.10	0.65	1.25	٧
Recessive Bus Output Voltage	V <sub>O(REC)</sub>	D = 3V, CANH, RS = 0V, $60\Omega$ and no load, Figures 10 and 11	3.0V ≤ V <sub>CC</sub> ≤ 3.6V	Full	1.80	2.30	2.70	٧
		D = 3V, CANL, RS = 0V, $60\Omega$ and no load, Figures 10 and 11		Full	1.80	2.30	2.80	٧
Dominant Output Differential	V <sub>OD(DOM)</sub>	$D = 0V$ , RS = 0V, $3.0V \le V_{CC} \le 3.6V$ ,	, <u>Figures 10</u> and <u>11</u>	Full	1.5	2.2	3.0	V
Voltage		D = 0V, RS = 0V, $3.0V \le V_{CC} \le 3.6V$ , Figures 11 and 12		Full	1.2	2.1	3.0	V
Recessive Output Differential	V <sub>OD(REC)</sub>	$D = 3V$ , RS = 0V, $3.0V \le V_{CC} \le 3.6V$ ,	, <u>Figures 10</u> and <u>11</u>	Full	-120	0.2	12	mV
Voltage		$D = 3V$ , RS = 0V, $3.0V \le V_{CC} \le 3.6V$ ,	, no load	Full	-500	-34	50	mV
Logic Input High Voltage (D)	V <sub>IH</sub>	3.0V ≤ V <sub>CC</sub> ≤ 3.6V, <u>Note 8</u>		Full	2.0	-	5.5	V
Logic Input Low Voltage (D)	V <sub>IL</sub>	3.0V ≤ V <sub>CC</sub> ≤ 3.6V, <u>Note 8</u>		Full	0	-	0.8	V
High Level Input Current (D)	I <sub>IH</sub>	D = 2.0V, 3.0V ≤ V <sub>CC</sub> ≤ 3.6V		Full	-30	-3	30	μΑ
Low Level Input Current (D)	I <sub>IL</sub>	$D = 0.8V, 3.0V \le V_{CC} \le 3.6V$		Full	-30	-7	30	μΑ
RS Input Voltage for Low Power Shutdown Mode	V <sub>IN(RS)</sub>	3.0V ≤ V <sub>CC</sub> ≤ 3.6V			0.75xV <sub>CC</sub>	1.9	5.5	V

Submit Document Feedback 4 intersil FN8764.1
November 9, 2015

**Electrical Specifications** Test Conditions:  $V_{CC} = 3.0V$  to 3.6V; Typicals are at  $T_A = +25^{\circ}C$  (Note 7); unless otherwise specified (Note 5). Boldface limits apply across the operating temperature range, -55°C to +125°C or over a total ionizing dose of 75krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Sl)/s. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN ( <u>Note 6</u> )	TYP (Note 7)	MAX (Note 6)	UNIT
Output Short Circuit Current I <sub>OSC</sub>		$V_{CANH}$ = -7V, CANL = OPEN, 3.0V $\leq$ $V_{CC} \leq$ 3.6V, Figure 18	Full	-250	-100	-	mA
		$V_{CANH}$ = +12V, CANL = OPEN, 3.0V $\leq$ $V_{CC} \leq$ 3.6V, Figure 18	Full	•	0.4	1.0	mA
		$V_{CANL}$ = -7V, CANH = OPEN, 3.0V $\leq V_{CC} \leq$ 3.6V, Figure 18	Full	-1.0	-0.4	-	mA
		$V_{CANL}$ = +12V, CANH = OPEN, 3.0V $\leq$ $V_{CC} \leq$ 3.6V, Figure 18	Full	-	100	250	mA
Thermal Shutdown Temperature	T <sub>SHDN</sub>	3.0V < V <sub>IN</sub> < 3.6V	-	-	163	-	°C
Thermal Shutdown Hysteresis	T <sub>HYS</sub>	3.0V < V <sub>IN</sub> < 3.6V	-	-	12	-	°C
RECEIVER ELECTRICAL CHARACTER	ISTICS					1	
Input Threshold Voltage (Rising)	V <sub>THR</sub>	RS = 0V, 10k, 50k, (recessive to dominant), Figures 14 and 15		-	750	900	mV
Input Threshold Voltage (Falling)	V <sub>THF</sub>	RS = 0V, 10k, 50k, (dominant to recessive), Figures 14 and 15	Full	500	650	-	mV
Input Hysteresis	V <sub>HYS</sub>	(V <sub>THR</sub> - V <sub>THF</sub> ), RS = 0V, 10k, 50k, Figures 14 and 15	Full	40	90	-	mV
Receiver Output High Voltage	V <sub>OH</sub>	I <sub>O</sub> = -4mA	Full	2.4	VCC - 0.2	-	٧
Receiver Output Low Voltage	V <sub>OL</sub>	I <sub>O</sub> = +4mA	Full	-	0.2	0.4	٧
Input Current for CAN Bus	I <sub>CAN</sub>	CANH or CANL at 12V, D = 3V, other bus pin at 0V, RS = 0V	Full	-	420	500	μΑ
		CANH or CANL at 12V, D = 3V, V <sub>CC</sub> = 0V, other bus pin at 0V, RS = 0V	Full	-	150	250	μΑ
		CANH or CANL at -7V, D = 3V, other bus pin at 0V, RS = 0V	Full	-400	-300	-	μΑ
		CANH or CANL at -7V, D = 3V, V <sub>CC</sub> = 0V, other bus pin at 0V, RS = 0V	Full	-150	-85	-	μΑ
Input Capacitance (CANH or CANL)	C <sub>IN</sub>	Input to GND, D = 3V, RS = 0V	25	-	35	-	pF
Differential Input Capacitance	C <sub>IND</sub>	Input to input, D = 3V, RS = 0V	25	-	15	-	pF
Input Resistance (CANH or CANL)	R <sub>IN</sub>	Input to GND, D = 3V, RS = 0V	Full	20	40	50	kΩ
Differential Input Resistance	R <sub>IND</sub>	Input to input, D = 3V, RS = 0V	Full	40	80	100	kΩ
SUPPLY CURRENT		1	ı				
Supply Current, Low Power Shutdown Mode	I <sub>CC(LPS)</sub>	RS = D = $V_{CC}$ , 3.0V $\leq V_{CC} \leq$ 3.6V, Note 9	Full	-	20	50	μA
Supply Current, Dominant	I <sub>CC(DOM)</sub>	D = RS = 0V, no load, 3.0V ≤ V <sub>CC</sub> ≤ 3.6V	Full		5	7	mA
Supply Current, Recessive	I <sub>CC(REC)</sub>	$D = V_{CC}$ , RS = 0V, no load, $3.0V \le V_{CC} \le 3.6V$			2.6	5.0	mA
COLD SPARING BUS CURRENT	П				1	I	
CANH Leakage Current	I <sub>L(CANH)</sub>	$V_{CC}$ = 0.2V, CANH = -7V or 12V, D = $V_{CC}$ , CANL = float, RS = 0V	Full	-25	-4	25	μΑ
CANL Leakage Current	I <sub>L(CANL)</sub>	V <sub>CC</sub> = 0.2V, CANL = -7V or 12V, D = V <sub>CC</sub> , CANH = float, RS = 0V		-25	-4	25	μΑ
VREF Leakage Current	I <sub>L(VREF)</sub>	V <sub>CC</sub> = 0.2V, V <sub>REF</sub> = -7V or 12V, D = V <sub>CC</sub>		-25.00	0.01	25.00	μΑ
DRIVER SWITCHING CHARACTERIST		1	1		1	I	1
Propagation Delay Low to High	t <sub>PDLH1</sub>	RS = 0V, <u>Figure 13</u>	Full	-	75	150	ns
Propagation Delay Low to High	t <sub>PDLH2</sub>	RS = $10k\Omega$ , Figure 13	Full	-	520	850	ns

Submit Document Feedback 5 intersil\*

**Electrical Specifications** Test Conditions:  $V_{CC} = 3.0V$  to 3.6V; Typicals are at  $T_A = +25 \,^{\circ}\text{C}$  (Note 7); unless otherwise specified (Note 5). Boldface limits apply across the operating temperature range, -55  $^{\circ}\text{C}$  to +125  $^{\circ}\text{C}$  or over a total ionizing dose of 75krad(Si) at +25  $^{\circ}\text{C}$  with exposure at a low dose rate of <10mrad(SI)/s. (Continued)


Propagation Delay High to Low   tpDHL3   RS = 50kΩ, Figure 13   Full   -   725   1300   ns	PARAMETER SYMBOL		TEST CONDITIONS	TEMP (°C)	MIN (Note 6)	TYP (Note 7)	MAX (Note 6)	UNIT
Propagation Delay High to Low   EphHL2   RS = 10kΩ, Figure 13   Full   -   460   800   ns	Propagation Delay Low to High	t <sub>PDLH3</sub>	RS = 50kΩ, <u>Figure 13</u>	Full	-	850	1400	ns
Propagation Delay High to Low   Lophil   RS = 50kΩ, Figure 13   Full   -   725   1300   ns	Propagation Delay High to Low	t <sub>PDHL1</sub>	RS = 0V, <u>Figure 13</u>	Full	-	80	155	ns
Output Skew   SKEW1   RS = 0V. (  Specific   Specific   Skew   Skew   Skew   RS = 10kΩ, (  Specific   Speci	Propagation Delay High to Low	t <sub>PDHL2</sub>	RS = $10k\Omega$ , Figure 13	Full	-	460	800	ns
Dutput Skew   Skew2   RS = 10kΩ, ( FpHL + EpLH ). Figure 13   Full   -     60     510     ns	Propagation Delay High to Low	t <sub>PDHL3</sub>	RS = 50kΩ, <u>Figure 13</u>	Full	-	725	1300	ns
See	Output Skew	t <sub>SKEW1</sub>	RS = 0V, ( t <sub>PHL</sub> - t <sub>PLH</sub>  ), <u>Figure 13</u>	Full	-	5	50	ns
Output Rise Time   t <sub>1</sub>	Output Skew	t <sub>SKEW2</sub>	RS = $10k\Omega$ , ( $ t_{PHL} - t_{PLH} $ ), Figure 13	Full	-	60	510	ns
Output Fall Time         ty1         Full         10         25         75         ns           Output Rise Time         ty2         RS = 10kΩ, (medium speed - 250kbps) Figure 13         Full         200         400         780         ns           Output Rise Time         ty2         Full         175         300         500         ns           Output Rise Time         ty3         RS = 50kΩ, (slow speed - 125kbps) Figure 13         Full         400         700         1400         ns           Output Rise Time         ty3         RS = 50kΩ, (slow speed - 125kbps) Figure 13         Full         400         700         1400         ns           Output Rise Time         ty3         RS = 50kΩ, (slow speed - 125kbps) Figure 13         Full         400         700         1400         ns           Total Loop Delay, Driver Input to Receiver Output, Recessive to Dominant         RS = 10kΩ, Figure 16         Full         -         550         875         ns           RS = 50kΩ, Figure 16         Full         -         850         1400         ns         1400	Output Skew	t <sub>SKEW3</sub>	RS = $50k\Omega$ , ( $ t_{PHL} - t_{PLH} $ ), Figure 13	Full	-	110	800	ns
Output Rise Time $t_{f2}$ RS = $10k\Omega$ , (medium speed - $250kbps$ ) Figure $13$ Full $200$ $400$ $780$ ns           Output Fall Time $t_{f2}$ RS = $50k\Omega$ , (slow speed - $125kbps$ ) Figure $13$ Full $175$ $300$ $500$ ns           Output Fall Time $t_{f3}$ RS = $50k\Omega$ , (slow speed - $125kbps$ ) Figure $13$ Full $400$ $700$ $1400$ ns           Total Loop Delay, Driver Input to Receiver Output, Recessive to Dominant         RS = $90k\Omega$ , Figure $16$ Full         - $115$ $210$ ns           Total Loop Delay, Driver Input to Receiver Output, Dominant to Receiver Shutdown to Valid RS = $10k\Omega$ , Figure $16$ Full         - $850$ $1400$ ns           Receiver Output, Dominant to Receiver Shutdown to Valid RS = $10k\Omega$ , Figure $16$ Full         - $130$ $270$ ns           Receiver Output, Dominant to Receiver Output, Dominant to Receiver Output, Dominant Time $100$ $100$ $100$ $100$ $100$	Output Rise Time	t <sub>r1</sub>	RS = 0V, (fast speed - 1Mbps) Figure 13	Full	20	55	100	ns
Output Fall Time $t_{f2}$ Full         175         300         500         ns           Output Rise Time $t_{f3}$ RS = 50kΩ, (slow speed - 125kbps) Figure 13         Full         400         700         1400         ns           Output Fall Time $t_{f3}$ RS = 50kΩ, (slow speed - 125kbps) Figure 13         Full         400         700         1400         ns           Total Loop Delay, Driver Input to Receiver Output, Recessive to Dominant         RS = 0V, Figure 16         Full         -         550         875         ns           Total Loop Delay, Driver Input to Receiver Output, Dominant to Receiver Shutdown to Valid Res = 50kΩ, Figure 16         Full         -         130         270         ns           RS = 10kΩ, Figure 16         Full         -         130         270         ns           RS = 50kΩ, Figure 16         Full         -         500         825         ns           RS = 50kΩ, Figure 16         Full         -         500         825         ns           RS = 50kΩ, Figure 16         Full         -         500         825         ns           RS = 50kΩ, Figure 16	Output Fall Time	t <sub>f1</sub>		Full	10	25	75	ns
Output Rise Time   tr3   RS = 50kΩ, (slow speed - 125kbps) Figure 13   Full   400   700   1400   ns	Output Rise Time	t <sub>r2</sub>	RS = 10kΩ, (medium speed - 250Kbps) Figure 13	Full	200	400	780	ns
Output Fall Time	Output Fall Time	t <sub>f2</sub>		Full	175	300	500	ns
Total Loop Delay, Driver Input to Receiver Output, Recessive to Dominant $t_{(LOOP1)}$ $t_{(LOOP1)}$ $t_{(LOOP1)}$ $t_{(LOOP1)}$ $t_{(LOOP1)}$ $t_{(LOOP1)}$ $t_{(LOOP1)}$ $t_{(LOOP1)}$ $t_{(LOOP2)}$ $t_{(LOOP2)$	Output Rise Time	t <sub>r3</sub>	RS = $50k\Omega$ , (slow speed - $125Kbps$ ) Figure $13$	Full	400	700	1400	ns
RS = 10kΩ, Figure 16   Full   -	Output Fall Time	t <sub>f3</sub>		Full	300	650	1000	ns
NS = 10kl, Figure 16	Receiver Output, Recessive to	t <sub>(LOOP1)</sub>	RS = 0V, <u>Figure 16</u>	Full	-	115	210	ns
RS = 50kΩ, Figure 16   Full   - 850   1400   ns     Total Loop Delay, Driver Input to Receiver Output, Dominant to Recessive   $t_{(LOOP2)}$   RS = 0V, Figure 16   Full   - 130   270   ns     RS = 10kΩ, Figure 16   Full   - 500   825   ns     RS = 50kΩ, Figure 16   Full   - 750   1300   ns     Low Power Shutdown to Valid Dominant Time   $t_{LPS\_DOM}$   Figure 17, Note 9   Full   - 6   15   µs     RECEIVER SWITCHING CHARACTERISTICS     Propagation Delay Low to High   $t_{PLH}$   Figure 14   Full   - 50   110   ns     Rx Skew   $t_{SKEW1}$   $t_{LPS\_DOM}$   Figure 14   Full   - 2   35   ns     Rx Rise Time   $t_{r}$   Figure 14   Full   - 2   - ns     Rx Fall Time   $t_{r}$   Figure 14   Full   - 2   - ns     Rx Fall Time   $t_{r}$   Figure 14   Full   - 2   - ns     VREF Pin Voltage   VREF   -5µA <   Full   - 10.0   -0.2   - 16     RS = 0.75xV <sub>CC</sub>   Full   -0.00   -0.2   - µA     Rx Pin Input Current   $t_{RS(H)}$   RS = 0.75xV <sub>CC</sub>   Full   -0.00   -0.2   - µA     Rx Pin Input Current   $t_{RS(H)}$   RS = 0.75xV <sub>CC</sub>   Full   -0.00   -0.2   - µA     Rx Pin Input Current   $t_{RS(H)}$   RS = 0.75xV <sub>CC</sub>   Full   -0.00   -0.2   - µA     Rx Pin Input Current   $t_{RS(H)}$   RS = 0.75xV <sub>CC</sub>   Full   -0.00   -0.2   - µA     Table			RS = $10k\Omega$ , Figure $16$	Full	-	550	875	ns
Receiver Output, Dominant to Recessive       RS = 10kΩ, Figure 16       Full - 500       825       ns         RS = 50kΩ, Figure 16       Full - 750       1300       ns         Low Power Shutdown to Valid Dominant Time $t_{LPS\_DOM}$ Figure 17, Note 9       Full - 6       15 $\mu$ s         RECEIVER SWITCHING CHARACTERISTICS         Propagation Delay Low to High $t_{PLH}$ Figure 14       Full - 50       110       ns         Propagation Delay High to Low $t_{PHL}$ Figure 14       Full - 50       110       ns         Rx Skew $t_{SKEW1}$ $ (t_{PHL} - t_{PLH}) $ , Figure 14       Full - 2       35       ns         Rx Rise Time $t_r$ Figure 14       Full - 2       -       ns         VREF/RS PIN CHARACTERISTICS         VREF Pin Voltage       VREF $-5\mu$ < $< -5\mu$			RS = $50k\Omega$ , Figure 16	Full	-	850	1400	ns
Recessive $RS = 10 k\Omega$ , Figure 16 Full - 500 825 ns RS = 50 kΩ, Figure 16 Full - 750 1300 ns Low Power Shutdown to Valid Dominant Time $RS = 50 k\Omega$ , Figure 17, Note 9 Full - 6 15 μs RECEIVER SWITCHING CHARACTERISTICS  Propagation Delay Low to High $t_{PLH}$ Figure 14 Full - 50 110 ns Propagation Delay High to Low $t_{PHL}$ Figure 14 Full - 50 110 ns Rx Skew $t_{SKEW1}$ $I(t_{PHL} \cdot t_{PLH})I$ , Figure 14 Full - 2 35 ns Rx Rise Time $t_{r}$ Figure 14 Full - 2 - ns Rx Fall Time $t_{r}$ Figure 14 Full - 2 - ns VREF/RS PIN CHARACTERISTICS  VREF Pin Voltage $V_{REF} = 5 \mu A < t_{REF} < 5 \mu A$ Full $0.45 xV_{CC}$ $1.6$ $0.55 xV_{CC}$ $V_{RS} = 0.75 xV_{CC}$ RS Pin Input Current $V_{RS} = 0.75 xV_{CC}$ Full $0.40 xV_{CC}$ $1.6$ $0.60 xV_{CC}$ $V_{RS} = 0.75 xV_{CC}$ Full $0.40 xV_{CC}$ $1.6$ $0.60 xV_{CC}$ $0.6$	• • • • • • • • • • • • • • • • • • • •	t <sub>(LOOP2)</sub>	RS = 0V, <u>Figure 16</u>	Full	-	130	270	ns
$RS = 50k\Omega, \ Figure \ 16 \qquad Full \qquad - \qquad 750 \qquad 1300 \qquad ns$ Low Power Shutdown to Valid Dominant Time $t_{LPS\_DOM} \qquad Figure \ 17, \ Note \ 9 \qquad Full \qquad - \qquad 6 \qquad 15 \qquad \mu s$ Propagation Delay Low to High $t_{PLH} \qquad Figure \ 14 \qquad Full \qquad - \qquad 50 \qquad 110 \qquad ns$ Propagation Delay High to Low $t_{PHL} \qquad Figure \ 14 \qquad Full \qquad - \qquad 50 \qquad 110 \qquad ns$ Rx Skew $t_{SKEW1} \qquad  t_{PLH} - t_{PLH} , \ Figure \ 14 \qquad Full \qquad - \qquad 2 \qquad 35 \qquad ns$ Rx Rise Time $t_r \qquad Figure \ 14 \qquad Full \qquad - \qquad 2 \qquad 35 \qquad ns$ Rx Fall Time $t_f \qquad Figure \ 14 \qquad Full \qquad - \qquad 2 \qquad - \qquad ns$ Px Fall Time $t_f \qquad Figure \ 14 \qquad Full \qquad - \qquad 2 \qquad - \qquad ns$ Px Fall Time $t_f \qquad Figure \ 14 \qquad Full \qquad - \qquad 2 \qquad - \qquad ns$ Px Fall Time $t_f \qquad Figure \ 14 \qquad Full \qquad - \qquad 2 \qquad - \qquad ns$ Px Fall Time $t_f \qquad Figure \ 14 \qquad Full \qquad - \qquad 2 \qquad - \qquad ns$ Px Fall Time $t_f \qquad Figure \ 14 \qquad Full \qquad - \qquad 2 \qquad - \qquad ns$ Px Fall Time $t_f \qquad Figure \ 14 \qquad Full \qquad - \qquad 2 \qquad - \qquad ns$ Px Fall Time $t_f \qquad Figure \ 14 \qquad Full \qquad - \qquad 2 \qquad - \qquad ns$ Px Fall Time $t_f \qquad Figure \ 14 \qquad \qquad Full \qquad - \qquad 2 \qquad - \qquad ns$ Px Fall Time $t_f \qquad Figure \ 14 \qquad \qquad Full \qquad - \qquad 2 \qquad - \qquad ns$ Px Fall Characteristics $t_f \qquad - \qquad $	• •		RS = $10k\Omega$ , Figure $16$	Full	-	500	825	ns
Dominant Time $\begin{array}{ c c c c c c c c c c c c c c c c c c c$			RS = $50k\Omega$ , Figure 16	Full	-	750	1300	ns
Propagation Delay Low to High $t_{PLH}$ Figure 14 Full - 50 110 ns Propagation Delay High to Low $t_{PHL}$ Figure 14 Full - 50 110 ns Rx Skew $t_{SKEW1}$ $I(t_{PHL}-t_{PLH})I$ , Figure 14 Full - 2 35 ns Rx Rise Time $t_r$ Figure 14 Full - 2 - ns Rx Fall Time $t_f$ Figure 14 Full - 2 - ns $t_f$ Full - 2 - ns $t_f$ Figure 15 Full - 2 - ns $t_f$ Full 0.45xV <sub>CC</sub> 1.6 0.55xV <sub>CC</sub> V REF Pin Voltage $t_f$ Full 0.45xV <sub>CC</sub> 1.6 0.60xV <sub>CC</sub> V RS Pin Input Current $t_f$ RS = 0.75xV <sub>CC</sub> Full -10.0 -0.2 - $t_f$	Low Power Shutdown to Valid Dominant Time	t <sub>LPS_DOM</sub>	Figure 17, Note 9	Full	-	6	15	μs
Propagation Delay High to Low $t_{PHL}$ Figure 14         Full         -         50         110         ns           Rx Skew $t_{SKEW1}$ $I(t_{PHL} - t_{PLH})I$ , Figure 14         Full         -         2         35         ns           Rx Rise Time $t_f$ Figure 14         Full         -         2         -         ns           Rx Fall Time $t_f$ Figure 14         Full         -         2         -         ns           VREF/RS PIN CHARACTERISTICS           VREF Pin Voltage         VREF $-5\mu A < I_{REF} < 5\mu A$ Full         0.45xV <sub>CC</sub> 1.6         0.55xV <sub>CC</sub> V $-50\mu A < I_{REF} < 50\mu A$ Full         0.40xV <sub>CC</sub> 1.6         0.60xV <sub>CC</sub> V           RS Pin Input Current $I_{RS(H)}$ RS = 0.75xV <sub>CC</sub> Full         -10.0         -0.2         - $\mu$ A	RECEIVER SWITCHING CHARACTE	RISTICS		•			'	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Propagation Delay Low to High	t <sub>PLH</sub>	Figure 14	Full	-	50	110	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Propagation Delay High to Low	t <sub>PHL</sub>	Figure 14	Full	-	50	110	ns
Rx Fall Time $t_f$ Figure 14 Full - 2 - ns    VREF/RS PIN CHARACTERISTICS   VREF Pin Voltage $VREF$ -5 $\mu$ A Full 0.45xV <sub>CC</sub> 1.6 0.55xV <sub>CC</sub> V    -50 $\mu$ A < $t_{REF}$ < 50 $\mu$ A Full 0.40xV <sub>CC</sub> 1.6 0.60xV <sub>CC</sub> V    RS Pin Input Current $t_{RS(H)}$ RS = 0.75xV <sub>CC</sub> Full -10.0 -0.2 - $t_{RS}$	Rx Skew	t <sub>SKEW1</sub>	(t <sub>PHL</sub> - t <sub>PLH</sub> ) , Figure 14	Full	-	2	35	ns
VREF/RS PIN CHARACTERISTICS         VREF Pin Voltage       VREF $-5\mu A < I_{REF} < 5\mu A$ Full $0.45xV_{CC}$ 1.6 $0.55xV_{CC}$ V $-50\mu A < I_{REF} < 50\mu A$ Full $0.40xV_{CC}$ 1.6 $0.60xV_{CC}$ V         RS Pin Input Current $I_{RS(H)}$ RS = $0.75xV_{CC}$ Full $-10.0$ $-0.2$ - $\mu A$	Rx Rise Time	t <sub>r</sub>	Figure 14		-	2	-	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Rx Fall Time	t <sub>f</sub>	Figure 14		-	2	-	ns
$-50 \mu A < I_{REF} < 50 \mu A \qquad \qquad Full  \textbf{0.40xV}_{CC} \qquad \textbf{1.6} \qquad \textbf{0.60xV}_{CC} \qquad V$ RS Pin Input Current $I_{RS(H)} \qquad RS = 0.75 \text{xV}_{CC} \qquad \qquad Full  \textbf{-10.0} \qquad -0.2 \qquad - \qquad \mu A$	VREF/RS PIN CHARACTERISTICS							
RS Pin Input Current $I_{RS(H)}$ $RS = 0.75 \times V_{CC}$ Full $-10.0$ $-0.2$ - $\mu A$	VREF Pin Voltage	VREF	-5μA < I <sub>REF</sub> < 5μA	Full	0.45xV <sub>CC</sub>	1.6	0.55xV <sub>CC</sub>	٧
			-50μA < I <sub>REF</sub> < 50μA	Full	0.40xV <sub>CC</sub>	1.6	0.60xV <sub>CC</sub>	٧
$I_{RS(L)}$ $V_{RS} = 0V$ Full <b>-450</b> -125 <b>0</b> $\mu A$	RS Pin Input Current	I <sub>RS(H)</sub>	$RS = 0.75 \times V_{CC}$	Full	-10.0	-0.2	-	μΑ
		I <sub>RS(L)</sub>	V <sub>RS</sub> = 0V	Full	-450	-125	0	μΑ

### NOTES:

- 5. All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
- 6. Parameters with MIN and/or MAX limits are 100% tested at -55°C, +25°C and +125°C, unless otherwise specified.
- 7. Typical values are at 3.3V. Parameters with a single entry in the "TYP" column apply to 3.3V. Typical values shown are not guaranteed.
- 8. Parameter included in functional testing.
- 9. Performed during the 100% screening operations across the full operating temperature range. Not performed as part of TCI Group E and Group C. Radiation characterization testing performed as part of the initial release and any major changes in design.

Submit Document Feedback 6 Intersil FN8764.1
November 9, 2015

### **Test Circuits and Waveforms**



PECESSIVE  $V_{O}(CAN_{-}H) = 3V$   $V_{O}(CAN_{-}H) = 3V$   $V_{O}(CAN_{-}H) = 1V$ 

FIGURE 10. DRIVER TEST CIRCUIT

FIGURE 11. DRIVER BUS VOLTAGE DEFINITIONS





FIGURE 12. DRIVER COMMON-MODE CIRCUIT



 $\rm V_{IN}$  = 125kHz, 0V to  $\rm V_{CC},$  Duty Cycle 50%,  $\rm t_r$  =  $\rm t_f$   $\leq$  6ns,  $\rm Z_O$  = 50 $\Omega$  C<sub>L</sub> includes fixture and instrumentation capacitance

FIGURE 13A. DRIVER TIMING TEST CIRCUIT






FIGURE 13B. DRIVER TIMING MEASUREMENT POINTS

FIGURE 13. DRIVER TIMING

# Test Circuits and Waveforms (Continued)





 $\rm V_{IN}$  = 125kHz, Duty Cycle 50%,  $\rm t_r$  =  $\rm t_f \le 6ns,\, Z_O$  = 50 $\Omega$  C<sub>L</sub> includes test setup capacitance

### FIGURE 14B. RECEIVER TEST CIRCUIT




FIGURE 14A. RECEIVER VOLTAGE DEFINITIONS


FIGURE 14C. RECEIVER TEST MEASUREMENT POINTS


FIGURE 14. RECEIVER TEST

INI	PUT	OUTPUT	MEASURED
VCANH	VCANL	R	VDIFF
-6.1V	-7V	L	900mV
12V	11.1V	L	900mV
-1V	-7V	L	6V
12V	6V	L	6V
-6.5V	-7V	Н	500mV
12V	11.5V	Н	500mV
-7V	-1V	Н	6V
6V	12V	Н	6V
Open	Open	Н	Х

FIGURE 15. DIFFERENTIAL INPUT VOLTAGE THRESHOLD TEST

# Test Circuits and Waveforms (Continued)







 $V_{IN}$  = 125kHz, Duty Cycle 50%,  $t_r$  =  $t_f \le 6$ ns

FIGURE 16A. TOTAL LOOP DELAY TEST CIRCUIT

FIGURE 16B. TOTAL LOOP DELAY MEASUREMENT POINTS

FIGURE 16. TOTAL LOOP DELAY






 $V_{\text{IN}}$  = 125kHz, 0V to  $V_{\text{CC}}$ , Duty Cycle 50%,  $t_{\text{r}}$  =  $t_{\text{f}} \leq 6$ ns.

FIGURE 17A. LOW POWER SHUTDOWN TO DOMINANT TIME CIRCUIT

FIGURE 17B. LOW POWER SHUTDOWN TO DOMINANT TIME **MEASUREMENT POINTS** 

FIGURE 17. LOW POWER SHUTDOWN TO DOMINANT TIME






FIGURE 18A. OUTPUT SHORT-CIRCUIT CURRENT CIRCUIT

FIGURE 18B. OUTPUT SHORT-CIRCUIT CURRENT WAVEFORMS

FIGURE 18. OUTPUT SHORT CIRCUIT

### **Functional Description**

### **Overview**

The Intersil ISL72028SEH is a 3.3V radiation tolerant CAN transceiver that is compatible with the ISO11898-2 standard for use in CAN (Controller Area Network) serial communication systems.

The device performs transmit and receive functions between the CAN controller and the CAN differential bus. It can transmit and receive at bus speeds of up to 1Mbps. It is designed to operate over a common-mode range of -7V to +12V with a maximum of 120 nodes. The device is capable of withstanding  $\pm 20$ V on the CANH and CANL bus pins outside of ion beam and  $\pm 16$ V under ion beam.

### **Slope Adjustment**

The output driver rise and fall time has three distinct selections that may be chosen by using a resistor from the RS pin to GND. Connecting the RS pin directly to GND results in output switching times that are the fastest, limited only by the drive capability of the output stage. RS =  $10 \text{k}\Omega$  provides for a typical slew rate of  $8V/\mu s$  and RS =  $50 \text{k}\Omega$  provides for a typical slew rate of  $4V/\mu s$ .

Putting a high logic level to the RS pin places the device in a low power shutdown mode. The protocol controller uses this mode to switch between low power shutdown mode and normal transmit mode.

### **Cable Length**

The device can work per ISO11898 specification with a 40m cable and stub length of 0.3m and 60 nodes at 1Mbps. This is greater than the ISO requirement of 30 nodes. The cable type specified is twisted pair (shielded or unshielded) with a characteristic impedance of  $120\Omega$ . Resistors equal to this are to be terminated at both ends of the cable. Stubs should be kept as short as possible to prevent reflections.

### **Cold Spare**

High reliability system designers implementing data communications have to be sensitive to the potential for single point failures. To mitigate the risk of a failure, they will use redundant bus transceivers in parallel. In this arrangement, both active and quiescent devices can be present simultaneously on the bus. The quiescent devices are powered down for cold spare and do not affect the communication of the other active nodes.

To achieve this, a powered down transceiver ( $V_{CC}$  < 200mV) has a resistance between the VREF pin or the CANH pin or CANL pin and the VCC supply rail of >480k $\Omega$  (max) with a typical resistance >2M $\Omega$ . The resistance between CANH and CANL of a powered-down transceiver has a typical resistance of 80k $\Omega$ .

#### **Low Power Shutdown Mode**

When a high level is applied to the RS pin, the device enters the low power shutdown mode in which the driver and receiver are switched off to conserve power. The bus pins are at High Z and R pin will be at logic high. In low power shutdown the transceiver draws  $50\mu A$  (max) of current.

A low level on the RS pin brings the device back to operation.

### **Using 3.3V Devices in 5V Systems**

Looking at the differential voltage of both the 3.3V and 5V devices, the differential voltage is the same, the recessive common-mode output is the same. The dominant common-mode output voltage is slightly lower than the 5V counterparts. The receiver specs are also the same. Though the electrical parameters appear compatible, it is advised that necessary system testing be performed to verify interchangeable operation.

### **Split Mode Termination**

The VREF pin provides a  $V_{CC}/2$  output voltage for split mode termination. The VREF pin has the same ESD protection, short circuit protection and common-mode operating range as the bus pins.

The split mode termination technique is shown in Figure 19.




FIGURE 19. SPLIT TERMINATION

It is used to stabilize the bus voltage at  $V_{CC}/2$  and prevent it from drifting to a high common-mode voltage during periods of inactivity. The technique improves the electromagnetic compatibility of a network. The split mode termination is put at each end of the bus.

The  $C_L$  capacitor between the two  $60\Omega$  resistors, filters unwanted high frequency noise to ground. The resistors should have a tolerance of 1% or better and the two resistors should be carefully matched to provide the most effective EMI immunity. A typical value of  $C_L$  for a high speed CAN network is 4.7nF, which generates a 3dB point at 1.1Mbps. The capacitance value used is dependent on the signaling rate of the network.

Submit Document Feedback 10 intersil FN8764.1

# Typical Performance Curves $c_L = 15 pF$ , $T_A = +25 \,^{\circ}C$ ; unless otherwise specified.




FIGURE 20. SUPPLY CURRENT VS FAST DATA RATE VS TEMPERATURE




FIGURE 22. SUPPLY CURRENT vs SLOW DATA RATE vs TEMPERATURE




FIGURE 24. BUS PIN LEAKAGE vs ±12V VCM




FIGURE 21. SUPPLY CURRENT VS MEDIUM DATA RATE VS TEMPERATURE




FIGURE 23. BUS PIN LEAKAGE vs  $V_{CM}$  AT  $V_{CC} = 0V$ 




FIGURE 25. BUS PIN LEAKAGE vs ±35V VCM

# Typical Performance Curves $c_L = 15 pF$ , $T_A = +25 \,^{\circ}C$ ; unless otherwise specified. (Continued)




FIGURE 26. V<sub>CC</sub> UNDERVOLTAGE LOCKOUT




FIGURE 28. TRANSMITTER PROPAGATION DELAY AND SKEW vs TEMPERATURE AT MEDIUM SPEED




FIGURE 30. TRANSMITTER RISE AND FALL TIMES VS TEMPERATURE AT FAST SPEED




FIGURE 27. TRANSMITTER PROPAGATION DELAY AND SKEW vs TEMPERATURE AT FAST SPEED




FIGURE 29. TRANSMITTER PROPAGATION DELAY AND SKEW vs TEMPERATURE AT SLOW SPEED




FIGURE 31. TRANSMITTER RISE AND FALL TIMES VS TEMPERATURE AT MEDIUM SPEED

# Typical Performance Curves $c_L = 15 pF$ , $T_A = +25 \,^{\circ}C$ ; unless otherwise specified. (Continued)




FIGURE 32. TRANSMITTER RISE AND FALL TIMES VS TEMPERATURE AT SLOW SPEED




FIGURE 34. DRIVER OUTPUT CURRENT vs SHORT CIRCUIT VOLTAGE vs TEMPERATURE




FIGURE 36. RECEIVER OUTPUT CURRENT vs RECEIVER OUTPUT VOLTAGE AT V<sub>CC</sub> = 3V




FIGURE 33. DRIVER OUTPUT CURRENT vs DIFFERENTIAL OUTPUT **VOLTAGE** 




FIGURE 35. DRIVER OUTPUT CURRENT vs SHORT CIRCUIT VOLTAGE vs TEMPERATURE




FIGURE 37. RECEIVER OUTPUT CURRENT vs RECEIVER OUTPUT VOLTAGE AT  $V_{CC} = 3.6V$ 

# Typical Performance Curves $c_L = 15 pF$ , $T_A = +25 \,^{\circ}C$ ; unless otherwise specified. (Continued)




FIGURE 38. RECEIVER PROPAGATION DELAY AND SKEW vs TEMPERATURE




FIGURE 39. RECEIVER RISE AND FALL TIMES VS TEMPERATURE




FIGURE 40. SUPPLY CURRENT vs SUPPLY VOLTAGE vs
TEMPERATURE





FIGURE 41. FAST DRIVER AND RECEIVER WAVEFORMS



VEFORMS FIGURI




FIGURE 43. SLOW DRIVER AND RECEIVER WAVEFORMS

### **Die Characteristics**

### **Die Dimensions**

2413 $\mu$ m x 3322 $\mu$ m (95mils x 130.79mils) Thickness: 305 $\mu$ m  $\pm$  25 $\mu$ m (12mils  $\pm$  1 mil)

### **Interface Materials**

### **GLASSIVATION**

Type: 12kÅ Silicon Nitride on 3kÅ Oxide

#### **TOP METALLIZATION**

Type: 300Å TiN on 2.8µm AlCu In Bondpads, TiN has been removed.

#### **BACKSIDE FINISH**

Silicon

### **PROCESS**

P6S0I

### **Assembly Related Information**

#### **SUBSTRATE POTENTIAL**

**Floating** 

### **Additional Information**

### **WORST CASE CURRENT DENSITY**

 $1.6 \times 10^5 \text{A/cm}^2$ 

### **TRANSISTOR COUNT**

4055

### **Weight of Packaged Device**

0.31 grams

### **Lid Characteristics**

Finish: Gold

Potential: Grounded, tied to package pin 2

# **Metalization Mask Layout**




TABLE 2. ISL72028SEH DIE LAYOUT X-Y COORDINATES

PAD NUMBER	PAD NAME	Χ (μm)	Υ (μm)	x	Y
1	NC	90.0	90.0	901.4	1365.6
2	NC	90.0	90.0	767.4	1365.6
3	NC	90.0	90.0	-183.23	1365.6
4	NC	90.0	90.0	-333.25	1365.6
5	NC	90.0	90.0	-483.25	1365.6
6	NC	90.0	90.0	-633.25	1365.6
7	NC	90.0	90.0	-783.25	1365.6
8	NC	90.0	90.0	-933.25	1365.6
9	D	110.0	110.0	-931.1	901.85
10	GND_LSPD	110.0	110.0	-931.1	563.25
11	GND	110.0	180.0	-931.1	342.25
12	GND_ESD	110.0	110.05	-931.1	119.42
13	vcc	110.0	180.0	-931.1	-115.05
14	VCC_VREF	110.0	180.05	-931.1	-371.08
15	R	110.0	180.0	-931.1	-1350.0
16	NC	90.0	90.0	-711.1	-1394.95
17	NC	90.0	90.0	-561.1	-1394.95
18	NC	90.0	90.0	-411.1	-1394.95
19	NC	90.0	90.0	-261.1	-1394.95
20	NC	90.0	90.0	-111.1	-1394.95
21	NC	90.0	90.0	38.9	-1394.95
22	NC	110.0	110.0	756.9	-1307.3
23	VREF	110.0	180.0	775.3	-1072.3
24	CANL	110.0	180.0	772.1	2.15
25	CANH	110.0	180.05	772.1	343.33
26	RS	110.0	180.0	848.1	1140.6

NOTE: Origin of coordinates is the center of the die. NC - No Connect

### **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
November 9, 2015	FN8764.1	Absolute Maximum Ratings table on page 4: changed the value for "CANH, CANL, VREF Under Ion Beam" from ±16V to ±18V.
October 26, 2015	FN8764.0	Initial Release

### **About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com


Submit Document Feedback 18 intersil FN8764.1


# **Package Outline Drawing**


#### **K8.A**

**8 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE** 

Rev 4, 12/14







### NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. Alternately, a tab may be used to identify pin one.

2 If a pin one identification mark is used in addition to or instead of a tab, the limits of the tab dimension do not apply.

3\tag{3\tag{The maximum limits of lead dimensions (section A-A) shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.

4. Measure dimension at all four corners.

For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.

6 Dimension shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.

- 7. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 8. Controlling dimension: INCH.

Submit Document Feedback 19 intersil FN8764.1