

## **MB96680 Series**

# F<sup>2</sup>MC-16FX 16-Bit Microcontroller

MB96680 series is based on Cypress advanced  $F^2MC-16FX$  architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established  $F^2MC-16LX$  family thus allowing for easy migration of  $F^2MC-16LX$  Software to the new  $F^2MC-16FX$  products.

F<sup>2</sup>MC-16FX product improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For high processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 32MHz operation frequency from an external 4MHz to 8MHz resonator. The result is a minimum instruction cycle time of 31.2ns going together with excellent EMI behavior. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows selecting suitable operation frequencies for peripheral resources independent of the CPU speed.

### Features

#### Technology

0.18µm CMOS

#### ■CPU

- □ F<sup>2</sup>MC-16FX CPU
- Optimized instruction set for controller applications (bit, byte, word and long-word data types, 23 different addressing modes, barrel shift, variety of pointers)
- □ 8-byte instruction queue
- □ Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) instructions available

#### System clock

- $\Box$  On-chip PLL clock multiplier (×1 to ×8, ×1 when PLL stop)
- 4MHz to 8MHz crystal oscillator (maximum frequency when using ceramic resonator depends on Q-factor)
- □ Up to 8MHz external clock for devices with fast clock input feature
- □ 32.768kHz subsystem quartz clock
- □ 100kHz/2MHz internal RC clock for quick and safe startup, clock stop detection function, watchdog
- □ Clock source selectable from mainclock oscillator, subclock oscillator and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals
- The subclock oscillator is enabled by the Boot ROM program controlled by a configuration marker after a Power or External reset
- □ Low Power Consumption 13 operating modes (different Run, Sleep, Timer, Stop modes)

#### ■On-chip voltage regulator

Internal voltage regulator supports a wide MCU supply voltage range (Min=2.7V), offering low power consumption

■Low voltage detection function

Reset is generated when supply voltage falls below programmable reference voltage

■Code Security

Protects Flash Memory content from unintended read-out

#### ■DMA

Automatic transfer function independent of CPU, can be assigned freely to resources

#### Interrupts

- □ Fast Interrupt processing
- □ 8 programmable priority levels
- □ Non-Maskable Interrupt (NMI)

### ■CAN

- □ Supports CAN protocol version 2.0 part A and B
- □ ISO16845 certified
- □ Bit rates up to 1Mbps
- □ 32 message objects
- Each message object has its own identifier mask
- Programmable FIFO mode (concatenation of message objects)
- Maskable interrupt
- □ Disabled Automatic Retransmission mode for Time Triggered CAN applications
- □ Programmable loop-back mode for self-test operation
- ■USART
  - □ Full duplex USARTs (SCI/LIN)
  - $\hfill\square$  Wide range of baud rate settings using a dedicated reload timer
  - □ Special synchronous options for adapting to different synchronous serial protocols
  - □ LIN functionality working either as master or slave LIN device
  - Extended support for LIN-Protocol to reduce interrupt load

#### ■I<sup>2</sup>C

□ Up to 400kbps

□ Master and Slave functionality, 7-bit and 10-bit addressing





#### ■A/D converter

#### □ SAR-type

- □ 8/10-bit resolution
- □ Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger, reload timers and PPGs
- □ Range Comparator Function
- □ Scan Disable Function
- □ ADC Pulse Detection Function

#### Source Clock Timers

Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)

#### ■Hardware Watchdog Timer

- □ Hardware watchdog timer is active after reset
- □ Window function of Watchdog Timer is used to select the lower window limit of the watchdog interval
- Reload Timers
  - □ 16-bit wide
  - □ Prescaler with 1/2<sup>1</sup>, 1/2<sup>2</sup>, 1/2<sup>3</sup>, 1/2<sup>4</sup>, 1/2<sup>5</sup>, 1/2<sup>6</sup> of peripheral clock frequency
  - □ Event count function

#### ■Free-Running Timers

- □ Signals an interrupt on overflow
- □ Prescaler with 1, 1/2<sup>1</sup>, 1/2<sup>2</sup>, 1/2<sup>3</sup>, 1/2<sup>4</sup>, 1/2<sup>5</sup>, 1/2<sup>6</sup>, 1/2<sup>7</sup>, 1/2<sup>8</sup> of peripheral clock frequency
- ■Input Capture Units
  - □ 16-bit wide
  - □ Signals an interrupt upon external event
  - □ Rising edge, Falling edge or Both (rising & falling) edges sensitive

#### ■ Programmable Pulse Generator

- □ 16-bit down counter, cycle and duty setting registers
- □ Can be used as 2 × 8-bit PPG
- □ Interrupt at trigger, counter borrow and/or duty match
- □ PWM operation and one-shot operation
- □ Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock or of selected Reload timer underflow as clock input
- □ Can be triggered by software or reload timer
- □ Can trigger ADC conversion
- □ Timing point capture

#### Stepping Motor Controller

- Stepping Motor Controller with integrated high current output drivers
- □ Four high current outputs for each channel
- □ Two synchronized 8/10-bit PWMs per channel
- Internal prescaling for PWM clock: 1, 1/4, 1/5, 1/6, 1/8, 1/10, 1/12, 1/16 of peripheral clock
- Dedicated power supply for high current output drivers

- ■LCD Controller
- $\Box$  LCD controller with up to 4COM  $\times$  32SEG
- □ Internal or external voltage generation
- $\square$  Duty cycle: Selectable from options: 1/2, 1/3 and 1/4
- □ Fixed 1/3 bias
- □ Programmable frame period
- □ Clock source selectable from four options (main clock, peripheral clock, subclock or RC oscillator clock)
- Internal divider resistors or external divider resistors
- □ On-chip data memory for display
- LCD display can be operated in Timer Mode
- □ Blank display: selectable
- □ All SEG, COM and V pins can be switched between general and specialized purposes
- Sound Generator
- B-bit PWM signal is mixed with tone frequency from 16-bit reload counter
- □ PWM clock by internal prescaler: 1, 1/2, 1/4, 1/8 of peripheral clock

#### Real Time Clock

- Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
- Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- □ Read/write accessible second/minute/hour registers
- Can signal interrupt every half second/second/minute/hour/day
- □ Internal clock divider and prescaler provide exact 1s clock

#### External Interrupts

- Edge or Level sensitive
- □ Interrupt mask bit per channel
- Each available CAN channel RX has an external interrupt for wake-up
- □ Selected USART channels SIN have an external interrupt for wake-up
- ■Non Maskable Interrupt
  - □ Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
  - $\hfill\square$  Once enabled, cannot be disabled other than by reset
  - □ High or Low level sensitive
  - □ Pin shared with external interrupt 0

#### I/O Ports

- $\square$  Most of the external pins can be used as general purpose I/O
- $\square$  All push-pull outputs (except when used as I<sup>2</sup>C SDA/SCL line)
- □ Bit-wise programmable as input/output or peripheral signal □ Bit-wise programmable input enable
- One input level per GPIO-pin (either Automotive or CMOS hysteresis)
- □ Bit-wise programmable pull-up resistor





#### ■Built-in On Chip Debugger (OCD)

□ One-wire debug tool interface

□ Break function:

- Hardware break: 6 points (shared with code event)
- · Software break: 4096 points
- □ Event function
  - · Code event: 6 points (shared with hardware break)
  - · Data event: 6 points
- · Event sequencer: 2 levels + reset
- □ Execution time measurement function
- □ Trace function: 42 branches
- □ Security function

- ■Flash Memory
  - Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
  - Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
  - □ Supports automatic programming, Embedded Algorithm
- □ Write/Erase/Erase-Suspend/Resume commands
- □ A flag indicating completion of the automatic algorithm
- □ Erase can be performed on each sector individually □ Sector protection
- □ Flash Security feature to protect the content of the Flash Low voltage detection during Flash erases or writes



# Contents

	Product Lineup	
2. I	Block Diagram	7
3. I	Pin Assignment	8
4. I	Pin Description	9
5. I	Pin Circuit Type	. 11
6. I	/O Circuit Type	. 14
7. I	Иетогу Мар	. 20
8. I	RAMSTART Addresses	. 21
9. (	Jser ROM Memory Map For Flash Devices	. 22
	Serial Programming Communication Interface	
	nterrupt Vector Table	
12.1	Handling Precautions	. 28
12.1		
12.2	Precautions for Package Mounting	. 29
12.3	Precautions for Use Environment	. 30
13.1	Handling Devices	
13.1		
13.2	2 Unused pins handling	. 31
13.3		
13.3	8.1 Single phase external clock for Main oscillator	. 31
	8.2 Single phase external clock for Sub oscillator	
13.3	3.3 Opposite phase external clock	
13.4		
13.5		
13.6	,	
13.7		
13.8	Pin handling when not using the A/D converter	. 33
13.9		
13.1	0 Stabilization of power supply voltage	
13.1		
	2 Serial communication	
	3 Mode Pin (MD)	
14.1	Electrical Characteristics	
14.1		. 34
14.2		. 36
14.3		
	3.1 Current Rating	
	3.2 Pin Characteristics	
	AC Characteristics	
	1 Main Clock Input Characteristics	
	2 Sub Clock Input Characteristics	
	.3 Built-in RC Oscillation Characteristics	
	4.4 Internal Clock Timing	
	5 Operating Conditions of PLL	
	6 Reset Input	
14.4	.7 Power-on Reset Timing	. 48





14.4.8 USART Timing
14.4.9 External Input Timing
14.4.10 I <sup>2</sup> C Timing
14.5 A/D Converter
14.5.1 Electrical Characteristics for the A/D Converter
14.5.2 Accuracy and Setting of the A/D Converter Sampling Time
14.5.3 Definition of A/D Converter Terms
14.6 High Current Output Slew Rate
14.7 Low Voltage Detection Function Characteristics
14.8 Flash Memory Write/Erase Characteristics
14.8       Flash Memory Write/Erase Characteristics
16. Ordering Information
17. Package Dimension
18. Major Changes
Document History



### 1. Product Lineup

Features		MB96680	Remark
Product Type		Flash Memory Product	
Subclock		Subclock can be set by software	
Dual Operation Flash Memory	RAM	-	
64.5KB + 32KB	4KB	MB96F683R, MB96F683A	Product Options R: MCU with CAN
128.5KB + 32KB	4KB	MB96F685R, MB96F685A	A: MCU without CAN
Package		LQFP-80 FPT-80P-M21	
DMA		2ch	
USART		2ch	LIN-USART 0/1
with automatic LIN-He transmission/receptior		Yes (only 1ch)	LIN-USART 0
with 16 byte RX- and TX-FIFO		No	
l <sup>2</sup> C		1ch	1 <sup>2</sup> C 0
8/10-bit A/D Converter		14ch	AN 8 to 13/16 to 23
with Data Buffer		No	
with Range Comparat	or	Yes	
with Scan Disable		Yes	
with ADC Pulse Detect	tion	Yes	
16-bit Reload Timer (RLT)		3ch	RLT 1/2/6
16-bit Free-Running Timer (FRT)		2ch	FRT 0/1
16-bit Input Capture Unit (ICU)		4ch (2 channels for LIN-USART)	ICU 0/1/4/5 (ICU 0/1 for LIN-USART)
8/16-bit Programmable Pulse Gene	erator (PPG)	4ch (16-bit) / 8ch (8-bit)	PPG 0 to 3
with Timing point capt		Yes	
with Start delay		No	
with Ramp		No	
CAN Interface		1ch	CAN 0 32 Message Buffers
Stepping Motor Controller (SMC)		2ch	SMC 0/1
External Interrupts (INT)		7ch	INT 0 to 4/6/7
Non-Maskable Interrupt (NMI)		1ch	
Sound Generator (SG)		1ch	SG 0
LCD Controller		4COM × 32SEG	COM 0 to 3 SEG 1 to 12/19 to 24/ 30/36 to 39/42/45 to 47/ 52 to 56
Real Time Clock (RTC)		1ch	
I/O Ports		63 (Dual clock mode) 65 (Single clock mode)	
Clock Calibration Unit (CAL)		1ch	
Clock Output Function		2ch	
Low Voltage Detection Function		Yes	Low voltage detection function can be disabled by software
Hardware Watchdog Timer		Yes	
On-chip RC-oscillator On-chip Debugger		Yes	


### Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package.

It is necessary to use the port relocate function of the general I/O port according to your function use.




## 2. Block Diagram





# 3. Pin Assignment



\*1: CMOS input level only

\*2: CMOS input level only for I2C

\*<sup>3</sup>: Please set ROM Configuration Block (RCB) to use the sub clock.

Other than those above, general-purpose pins have only automotive input level.



# 4. Pin Description

Pin name	Feature	Description
ADTG	ADC	A/D converter trigger input pin
ANn	ADC	A/D converter channel n input pin
AVcc	Supply	Analog circuits power supply pin
AVRH	ADC	A/D converter high reference voltage input pin
AVss	Supply	Analog circuits power supply pin
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin
CKOTn	Clock Output function	Clock Output function n output pin
CKOTn_R	Clock Output function	Relocated Clock Output function n output pin
CKOTXn	Clock Output function	Clock Output function n inverted output pin
COMn	LCD	LCD Common driver pin
DEBUG I/F	OCD	On Chip Debugger input/output pin
DVcc	Supply	SMC pins power supply
DVss	Supply	SMC pins power supply
FRCKn	Free-Running Timer	Free-Running Timer n input pin
FRCKn_R	Free-Running Timer	Relocated Free-Running Timer n input pin
INn	ICU	Input Capture Unit n input pin
INn_R	ICU	Relocated Input Capture Unit n input pin
INTn	External Interrupt	External Interrupt n input pin
INTn_R	External Interrupt	Relocated External Interrupt n input pin
MD	Core	Input pin for specifying the operating mode
NMI	External Interrupt	Non-Maskable Interrupt input pin
Pnn_m	GPIO	General purpose I/O pin
PPGn	PPG	Programmable Pulse Generator n output pin (16bit/8bit)
PPGn_R	PPG	Relocated Programmable Pulse Generator n output pin (16bit/8bit)
PPGn_B	PPG	Programmable Pulse Generator n output pin (16bit/8bit)
PWMn	SMC	SMC PWM high current output pin
RSTX	Core	Reset input pin
RXn	CAN	CAN interface n RX input pin
SCKn	USART	USART n serial clock input/output pin
SCLn	I <sup>2</sup> C	I <sup>2</sup> C interface n clock I/O input/output pin
SDAn	I <sup>2</sup> C	I <sup>2</sup> C interface n serial data I/O input/output pin
SEGn	LCD	LCD Segment driver pin
SGAn	Sound Generator	Sound Generator amplitude output pin
SGOn	Sound Generator	Sound Generator sound/tone output pin
SINn	USART	USART n serial data input pin
SOTn	USART	USART n serial data output pin
TINn	Reload Timer	Reload Timer n event input pin
TINn_R	Reload Timer	Relocated Reload Timer n event input pin
TOTn	Reload Timer	Reload Timer n output pin
TOTn_R	Reload Timer	Relocated Reload Timer n output pin





Pin name	Feature	Description
TTGn	PPG	Programmable Pulse Generator n trigger input pin
TXn	CAN	CAN interface n TX output pin
Vn	LCD	LCD voltage reference pin
Vcc	Supply	Power supply pin
Vss	Supply	Power supply pin
WOT	RTC	Real Time clock output pin
WOT_R	RTC	Relocated Real Time clock output pin
X0	Clock	Oscillator input pin
X0A	Clock	Subclock Oscillator input pin
X1	Clock	Oscillator output pin
X1A	Clock	Subclock Oscillator output pin



# 5. Pin Circuit Type

Pin no.	I/O circuit type*	Pin name
1	Supply	V <sub>ss</sub>
2	F	С
3	M	P03_7 / INT1 / SIN1
4	н	P13_0 / INT2 / SOT1
5	Р	P13_1 / INT3 / SCK1 / SEG42
6	J	P00_7 / SEG19 / SGO0
7	J	P01_0 / SEG20 / SGA0
8	J	P02_2 / SEG30 / CKOT0_R
9	J	P06_3 / FRCK0 / SEG52
10	J	P06_4 / IN0 / SEG53 / TTG0
11	J	P06_5 / IN1 / SEG54 / TTG1
12	J	P06_6 / TIN1 / SEG55 / IN4_R
13	J	P06_7 / TOT1 / SEG56 / IN5_R
14	К	P05_0 / AN8
15	К	P05_1 / AN9
16	Supply	AV <sub>cc</sub>
17	G	AVRH
18	Supply	AV <sub>ss</sub>
19	К	P05_2 / AN10
20	К	P05_3 / AN11
21	К	P05_4 / AN12 / INT2_R / WOT_R
22	К	P05_5 / AN13
23	Н	P05_6 / TIN2
24	Н	P05_7 / TOT2
25	R	P08_0 / PWM1P0 / AN16
26	R	P08_1 / PWM1M0 / AN17
27	R	P08_2 / PWM2P0 / AN18
28	R	P08_3 / PWM2M0 / AN19
29	Supply	DVcc
30	Supply	DV <sub>ss</sub>
31	R	P08_4 / PWM1P1 / AN20
32	R	P08_5 / PWM1M1 / AN21
33	R	P08_6 / PWM2P1 / AN22
34	R	P08_7 / PWM2M1 / AN23
35	Н	P13_2 / PPG0 / FRCK1
36	Н	P13_3 / PPG1 / WOT
37	Ρ	P13_4 / SIN0 / INT6 / SEG45





Pin no.	I/O circuit type*	Pin name
38	J	P13_5 / SOT0 / ADTG / INT7 / SEG46
39	Р	P13_6 / SCK0 / CKOTX0 / SEG47
40	Ν	P04_4 / PPG3 / SDA0
41	Ν	P04_5 / SCL0
42	Supply	V <sub>ss</sub>
43	0	DEBUG I/F
44	Н	P17_0
45	С	MD
46	А	X0
47	A	X1
48	Supply	V <sub>ss</sub>
49	В	P04_0 / X0A
50	В	P04_1 / X1A
51	С	RSTX
52	Н	P11_4 / PPG3_R
53	J	P11_5 / SEG1
54	J	P11_6 / SEG2 / FRCK0_R
55	J	P11_7 / SEG3 / IN0_R
56	J	P11_0 / COM0
57	J	P11_1 / COM1 / PPG0_R
58	J	P11_2 / COM2 / PPG1_R
59	J	P11_3 / COM3 / PPG2_R
60	J	P12_0 / SEG4 / IN1_R
61	J	P12_1 / SEG5 / TIN1_R / PPG0_B
62	J	P12_2 / SEG6 / TOT1_R / PPG1_B
63	J	P12_3 / SEG7
64	J	P12_4 / SEG8
65	J	P12_5 / SEG9 / TIN2_R / PPG2_B
66	J	P12_6 / SEG10 / TOT2_R / PPG3_B
67	J	P12_7 / SEG11 / INT1_R
68	J	P00_0 / SEG12 / INT3_R
69	J	P01_1 / SEG21 / CKOT1
70	J	P01_2 / SEG22 / CKOTX1
71	J	P01_3 / SEG23
72	J	P01_4 / SEG24
73	L	P03_0 / SEG36 / V0
74	L	P03_1 / SEG37 / V1
75	L	P03_2 / SEG38 / V2
76	L	P03_3 / SEG39 / V3




Pin no.	I/O circuit type*	Pin name
77	М	P03_4 / RX0 / INT4
78	н	P03_5 / TX0
79	Н	P03_6 / INT0 / NMI
80	Supply	V <sub>cc</sub>


\*: See "I/O Circuit Type" for details on the I/O circuit types.



# 6. I/O Circuit Type









Туре	Circuit	Remarks
F	P-ch N-ch	Power supply input protection circuit
G	P-ch N-ch	<ul> <li>A/D converter ref+ (AVRH) power supply input pin with protection circuit</li> <li>Without protection circuit against V<sub>CC</sub> for pins AVRH</li> </ul>
Н	P-ch P-ch Pout P-ch P-ch Pout P-ch Nout Standby control for input shutdown	<ul> <li>CMOS level output (I<sub>OL</sub> = 4mA, I<sub>OH</sub> = -4mA)</li> <li>Automotive input with input shutdown function</li> <li>Programmable pull-up resistor</li> </ul>
J	P-ch P-ch Pout P-ch P-ch Pout Nout Standby control for input shutdown SEG or COM output	<ul> <li>CMOS level output (I<sub>OL</sub> = 4mA, I<sub>OH</sub> = -4mA)</li> <li>Automotive input with input shutdown function</li> <li>Programmable pull-up resistor</li> <li>SEG or COM output</li> </ul>




Туре	Circuit	Remarks
К	Pull-up control	<ul> <li>CMOS level output (I<sub>OL</sub> = 4mA, I<sub>OH</sub> = -4mA)</li> <li>Automotive input with input shutdown function</li> </ul>
	P-ch P-ch Pout	<ul> <li>Programmable pull-up resistor</li> <li>Analog input</li> </ul>
	N-ch Nout	
	Standby control	
	Analog input	
L	Pull-up control	<ul> <li>CMOS level output (I<sub>OL</sub> = 4mA, I<sub>OH</sub> = -4mA)</li> <li>Automotive input with input shutdown function</li> </ul>
	P-ch P-ch Pout	<ul> <li>Programmable pull-up resistor</li> <li>Vn input or SEG output</li> </ul>
	N-ch Nout	
	Standby control	
	Vn input or SEG output	
М	Pull-up control	<ul> <li>CMOS level output (I<sub>OL</sub> = 4mA, I<sub>OH</sub> = -4mA)</li> <li>CMOS hysteresis input with input shutdown function</li> <li>Programmable pull-up resistor</li> </ul>
	P-ch P-ch P-ch Pout	
	N-ch Nout	
	Standby control	



Туре	Circuit	Remarks
N	P-ch P-ch Pout P-ch Nout*	<ul> <li>CMOS level output (I<sub>OL</sub> = 3mA, I<sub>OH</sub> = -3mA)</li> <li>CMOS hysteresis input with input shutdown function</li> <li>Programmable pull-up resistor</li> <li>*: N-channel transistor has slew rate control according to I<sup>2</sup>C spec, irrespective of usage.</li> </ul>
	for input shutdown	
0	Standby control	<ul> <li>Open-drain I/O</li> <li>Output 25mA, V<sub>cc</sub> = 2.7V</li> <li>TTL input</li> </ul>
Р	P-ch P-ch Pout P-ch P-ch Pout N-ch Nout K Standby control for input shutdown SEG or COM output	<ul> <li>CMOS level output (I<sub>OL</sub> = 4mA, I<sub>OH</sub> = -4mA)</li> <li>CMOS hysteresis inputs with input shutdown function</li> <li>Programmable pull-up resistor</li> <li>SEG or COM output</li> </ul>







# 7. Memory Map

FF:FFF <sub>H</sub>	
	USER ROM*1
DE:0000 <sub>H</sub>	
DD:FFFF <sub>H</sub>	
	Reserved
10:0000 <sub>H</sub>	
	Boot-ROM
0F:C000 <sub>H</sub>	
0E:9000 <sub>H</sub>	Peripheral
	Reserved
04 0000	
01:0000 <sub>H</sub>	ROM/RAM
00:8000 <sub>H</sub>	MIRROR
	Internal RAM
RAMSTART0*2	bank0
	Reserved
00:0C00 <sub>H</sub>	
00.0C00H	
00:0380 <sub>H</sub>	Peripheral
00:0180 <sub>H</sub>	GPR* <sup>3</sup>
00:0100 <sub>H</sub>	DMA
00:00F0 <sub>H</sub>	Reserved
00:0000 <sub>H</sub>	Peripheral

\*1: For details about USER ROM area, see "User ROM Memory Map For Flash Devices" on the following pages.

\*2: For RAMSTART addresses see the table on the next page.

\*3: Unused GPR banks can be used as RAM area.

GPR: General-Purpose Register

The DMA area is only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.




# 8. RAMSTART Addresses

Devices	Bank 0 RAM size	RAMSTART0	
MB96F683 MB96F685	4KB	00:7200 <sub>H</sub>	



# 9. User ROM Memory Map For Flash Devices



\*: Physical address area of SAS-512B is from DF:0000<sub>H</sub> to DF:01FF<sub>H</sub>.

Others (from DF:0200<sub>H</sub> to DF:1FFF<sub>H</sub>) is mirror area of SAS-512B.

Sector SAS contains the ROM configuration block RCBA at CPU address DF:  $0000_{H}$  -DF:01FF<sub>H</sub>. SAS cannot be used for E<sup>2</sup>PROM emulation.



# **10. Serial Programming Communication Interface**

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

MB96680							
Pin Number	Normal Function						
37		SINO					
38	USART0	SOT0					
39		SCK0					
3		SIN1					
4	USART1	SOT1					
5		SCK1					



# 11. Interrupt Vector Table

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
0	3FC <sub>H</sub>	CALLV0	No	-	CALLV instruction
1	3F8 <sub>н</sub>	CALLV1	No	-	CALLV instruction
2	3F4 <sub>H</sub>	CALLV2	No	-	CALLV instruction
3	3F0 <sub>H</sub>	CALLV3	No	-	CALLV instruction
4	3EC <sub>H</sub>	CALLV4	No	-	CALLV instruction
5	3E8 <sub>H</sub>	CALLV5	No	-	CALLV instruction
6	3E4 <sub>H</sub>	CALLV6	No	-	CALLV instruction
7	3E0 <sub>H</sub>	CALLV7	No	-	CALLV instruction
8	3DC <sub>H</sub>	RESET	No	-	Reset vector
9	3D8 <sub>H</sub>	INT9	No	-	INT9 instruction
10	3D4 <sub>H</sub>	EXCEPTION	No	-	Undefined instruction execution
11	3D0 <sub>Н</sub>	NMI	No	-	Non-Maskable Interrupt
12	3CC <sub>H</sub>	DLY	No	12	Delayed Interrupt
13	3C8 <sub>Н</sub>	RC_TIMER	No	13	RC Clock Timer
14	3C4 <sub>H</sub>	MC_TIMER	No	14	Main Clock Timer
15	3C0 <sub>Н</sub>	SC_TIMER	No	15	Sub Clock Timer
16	3BC <sub>H</sub>	LVDI	No	16	Low Voltage Detector
17	3B8 <sub>Н</sub>	EXTINT0	Yes	17	External Interrupt 0
18	3B4 <sub>H</sub>	EXTINT1	Yes	18	External Interrupt 1
19	3B0 <sub>Н</sub>	EXTINT2	Yes	19	External Interrupt 2
20	3AC <sub>H</sub>	EXTINT3	Yes	20	External Interrupt 3
21	3А8 <sub>Н</sub>	EXTINT4	Yes	21	External Interrupt 4
22	3A4 <sub>H</sub>	-	-	22	Reserved
23	3A0 <sub>Н</sub>	EXTINT6	Yes	23	External Interrupt 6
24	39Cн	EXTINT7	Yes	24	External Interrupt 7
25	398 <sub>Н</sub>	-	-	25	Reserved
26	394 <sub>H</sub>	-	-	26	Reserved
27	390 <sub>Н</sub>	-	-	27	Reserved
28	38Cн	-	-	28	Reserved
29	388 <sub>H</sub>	-	-	29	Reserved
30	384 <sub>H</sub>	-	-	30	Reserved
31	380 <sub>H</sub>	-	-	31	Reserved
32	37C <sub>H</sub>	-	-	32	Reserved
33	378 <sub>H</sub>	CAN0	No	33	CAN Controller 0
34	374 <sub>H</sub>	-	-	34	Reserved
35	370 <sub>H</sub>	-	-	35	Reserved
36	36C <sub>H</sub>	-	-	36	Reserved
37	368 <sub>H</sub>	-	-	37	Reserved
38	364 <sub>H</sub>	PPG0	Yes	38	Programmable Pulse Generator 0
39	360 <sub>н</sub>	PPG1	Yes	39	Programmable Pulse Generator 1





Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
40	35Cн	PPG2	Yes	40	Programmable Pulse Generator 2
41	358 <sub>Н</sub>	PPG3	Yes	41	Programmable Pulse Generator 3
42	354 <sub>Н</sub>	-	-	42	Reserved
43	350 <sub>н</sub>	-	-	43	Reserved
44	34C <sub>H</sub>	-	-	44	Reserved
45	348 <sub>H</sub>	-	-	45	Reserved
46	344 <sub>H</sub>	-	-	46	Reserved
47	340 <sub>Н</sub>	-	-	47	Reserved
48	33C <sub>H</sub>	-	-	48	Reserved
49	338 <sub>Н</sub>	-	-	49	Reserved
50	334 <sub>H</sub>	-	-	50	Reserved
51	330 <sub>Н</sub>	-	-	51	Reserved
52	32C <sub>H</sub>	-	-	52	Reserved
53	328 <sub>Н</sub>	-	-	53	Reserved
54	324 <sub>H</sub>	-	-	54	Reserved
55	320 <sub>H</sub>	-	-	55	Reserved
56	31C <sub>H</sub>	-	-	56	Reserved
57	318 <sub>н</sub>	-	-	57	Reserved
58	314 <sub>H</sub>	-	-	58	Reserved
59	310 <sub>н</sub>	RLT1	Yes	59	Reload Timer 1
60	30C <sub>H</sub>	RLT2	Yes	60	Reload Timer 2
61	308 <sub>н</sub>	-	-	61	Reserved
62	304 <sub>Н</sub>	-	-	62	Reserved
63	300 <sub>н</sub>	-	-	63	Reserved
64	2FC <sub>H</sub>	RLT6	Yes	64	Reload Timer 6
65	2F8 <sub>H</sub>	ICU0	Yes	65	Input Capture Unit 0
66	2F4 <sub>H</sub>	ICU1	Yes	66	Input Capture Unit 1
67	2F0 <sub>н</sub>	-	-	67	Reserved
68	2EC <sub>H</sub>	-	-	68	Reserved
69	2E8 <sub>H</sub>	ICU4	Yes	69	Input Capture Unit 4
70	2E4 <sub>H</sub>	ICU5	Yes	70	Input Capture Unit 5
71	2E0 <sub>Н</sub>	-	-	71	Reserved
72	2DC <sub>H</sub>	-	-	72	Reserved
73	2D8 <sub>H</sub>	-	-	73	Reserved
74	2D4 <sub>H</sub>	-	-	74	Reserved
75	2D0 <sub>H</sub>	-	-	75	Reserved
76	2CC <sub>H</sub>	-	-	76	Reserved
77	2C8 <sub>H</sub>	-	-	77	Reserved
78	2C4 <sub>H</sub>	-	-	78	Reserved
79	2C0 <sub>Н</sub>	-	-	79	Reserved
80	2BC <sub>H</sub>	-	-	80	Reserved



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
81	2B8 <sub>H</sub>	-	-	81	Reserved
82	2B4 <sub>H</sub>	-	-	82	Reserved
83	2B0 <sub>H</sub>	-	-	83	Reserved
84	2AC <sub>H</sub>	-	-	84	Reserved
85	2А8 <sub>Н</sub>	-	-	85	Reserved
86	2A4 <sub>H</sub>	-	-	86	Reserved
87	2A0 <sub>H</sub>	-	-	87	Reserved
88	29Cн	-	-	88	Reserved
89	298 <sub>H</sub>	FRT0	Yes	89	Free-Running Timer 0
90	294 <sub>H</sub>	FRT1	Yes	90	Free-Running Timer 1
91	290 <sub>H</sub>	-	-	91	Reserved
92	28C <sub>H</sub>	-	-	92	Reserved
93	288 <sub>H</sub>	RTC0	No	93	Real Time Clock
94	284 <sub>H</sub>	CAL0	No	94	Clock Calibration Unit
95	280 <sub>H</sub>	SG0	No	95	Sound Generator 0
96	27C <sub>H</sub>	IIC0	Yes	96	I <sup>2</sup> C interface 0
97	278 <sub>H</sub>	-	-	97	Reserved
98	274 <sub>H</sub>	ADC0	Yes	98	A/D Converter 0
99	270 <sub>H</sub>	-	-	99	Reserved
100	26C <sub>H</sub>	-	-	100	Reserved
101	268 <sub>H</sub>	LINR0	Yes	101	LIN USART 0 RX
102	264 <sub>H</sub>	LINT0	Yes	102	LIN USART 0 TX
103	260 <sub>H</sub>	LINR1	Yes	103	LIN USART 1 RX
104	25C <sub>H</sub>	LINT1	Yes	104	LIN USART 1 TX
105	258 <sub>H</sub>	-	-	105	Reserved
106	254 <sub>Н</sub>	-	-	106	Reserved
107	250 <sub>Н</sub>	-	-	107	Reserved
108	24C <sub>H</sub>	-	-	108	Reserved
109	248 <sub>H</sub>	-	-	109	Reserved
110	244 <sub>H</sub>	-	-	110	Reserved
111	240 <sub>H</sub>	-	-	111	Reserved
112	23Сн	-	-	112	Reserved
113	238 <sub>H</sub>	-	-	113	Reserved
114	234 <sub>H</sub>	-	-	114	Reserved
115	230 <sub>H</sub>	-	-	115	Reserved
116	22Cн	-	-	116	Reserved
117	228 <sub>H</sub>	-	-	117	Reserved
118	224 <sub>H</sub>	-	-	118	Reserved
119	220 <sub>H</sub>	-	-	119	Reserved
120	21C <sub>H</sub>	-	-	120	Reserved



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
121	218 <sub>H</sub>	-	-	121	Reserved
122	214 <sub>H</sub>	-	-	122	Reserved
123	210 <sub>H</sub>	-	-	123	Reserved
124	20C <sub>H</sub>	-	-	124	Reserved
125	208 <sub>H</sub>	-	-	125	Reserved
126	204 <sub>H</sub>	-	-	126	Reserved
127	200 <sub>H</sub>	-	-	127	Reserved
128	1FC <sub>H</sub>	-	-	128	Reserved
129	1F8 <sub>Н</sub>	-	-	129	Reserved
130	1F4 <sub>H</sub>	-	-	130	Reserved
131	1F0 <sub>Н</sub>	-	-	131	Reserved
132	1EC <sub>H</sub>	-	-	132	Reserved
133	1E8 <sub>H</sub>	FLASHA	Yes	133	Flash memory A interrupt
134	1E4 <sub>Н</sub>	-	-	134	Reserved
135	1E0 <sub>H</sub>	-	-	135	Reserved
136	1DC <sub>H</sub>	-	-	136	Reserved
137	1D8 <sub>H</sub>	-	-	137	Reserved
138	1D4 <sub>H</sub>	-	-	138	Reserved
139	1D0 <sub>H</sub>	ADCRC0	No	139	A/D Converter 0 - Range Comparator
140	1CC <sub>H</sub>	ADCPD0	No	140	A/D Converter 0 - Pulse detection
141	1C8 <sub>H</sub>	-	-	141	Reserved
142	1C4 <sub>H</sub>	-	-	142	Reserved
143	1C0 <sub>Н</sub>	-	-	143	Reserved





## **12. Handling Precautions**

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

#### **12.1 Precautions for Product Design**

This section describes precautions when designing electronic equipment using semiconductor devices.

#### ■Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

#### Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

#### Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.

3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

#### ■Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

#### ■Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

#### ■Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.



#### ■Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

#### 12.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

#### ■Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

#### ■Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

#### ■Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

#### Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.

When you open Dry Package that recommends humidity 40% to 70% relative humidity.

- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

#### Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h



#### ■ Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- 3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1  $M\Omega$ ).

Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.

- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of Styrofoam or other highly static-prone materials for storage of completed board assemblies.

#### **12.3 Precautions for Use Environment**

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

2. Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

3. Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

4. Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

5. Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.



## **13. Handling Devices**

#### Special care is required for the following when handling the device:

- Latch-up prevention
- · Unused pins handling
- External clock usage
- Notes on PLL clock mode operation
- Power supply pins (V<sub>cc</sub>/V<sub>ss</sub>)
- · Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on Power-on
- Stabilization of power supply voltage
- SMC power supply pins
- Serial communication
- Mode Pin (MD)

### 13.1 Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than V<sub>CC</sub> or lower than V<sub>SS</sub> is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between  $V_{cc}$  pins and  $V_{ss}$  pins.
- The AV  $_{\text{CC}}$  power supply is applied before the V  $_{\text{CC}}$  voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AV<sub>CC</sub>, AVRH) exceed the digital power-supply voltage.

### 13.2 Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. To prevent latch-up, they must therefore be pulled up or pulled down through resistors which should be more than  $2k\Omega$ .

Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.


### 13.3 External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration.

See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

#### 13.3.1 Single phase external clock for Main oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.






#### 13.3.2 Single phase external clock for Sub oscillator

When using a single phase external clock for the Sub oscillator, "External clock mode" must be selected and

X0A/P04\_0 pin must be driven. X1A/P04\_1 pin can be configured as GPIO.

#### 13.3.3 Opposite phase external clock

When using an opposite phase external clock, X1 (X1A) pins must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. Supply level on X0 and X1 pins must be 1.8V.



#### 13.4 Notes on PLL clock mode operation

If the microcontroller is operated with PLL clock mode and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

#### 13.5 Power supply pins (V<sub>cc</sub>/V<sub>ss</sub>)

It is required that all  $V_{CC}$ -level as well as all  $V_{SS}$ -level power supply pins are at the same potential. If there is more than one  $V_{CC}$  or  $V_{SS}$  level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

 $V_{cc}$  and  $V_{ss}$  pins must be connected to the device from the power supply with lowest possible impedance.

The smoothing capacitor at  $V_{cc}$  pin must use the one of a capacity value that is larger than Cs.

Besides this, as a measure against power supply noise, it is required to connect a bypass capacitor of about  $0.1\mu$ F between V<sub>cc</sub> and V<sub>ss</sub> pins as close as possible to V<sub>cc</sub> and V<sub>ss</sub> pins.

#### 13.6 Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

#### 13.7 Turn on sequence of power supply to A/D converter and analog inputs

It is required to turn the A/D converter power supply (AV<sub>CC</sub>, AVRH) and analog inputs (ANn) on after turning the digital power supply (V<sub>CC</sub>) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, AVRH must not exceed  $AV_{CC}$ . Input voltage for ports shared with analog input ports also must not exceed  $AV_{CC}$  (turning the analog and digital power supplies simultaneously on or off is acceptable).



#### 13.8 Pin handling when not using the A/D converter

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as  $AV_{CC} = V_{CC}$ ,  $AV_{SS} = AVRH = V_{SS}$ .

#### 13.9 Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than  $50\mu s$  from 0.2V to 2.7V.

#### 13.10Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the  $V_{CC}$  power supply voltage, a malfunction may occur. The  $V_{CC}$  power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that  $V_{CC}$  ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard  $V_{CC}$  power supply voltage and the transient fluctuation rate becomes 0.1V/µs or less in instantaneous fluctuation for power supply switching.

#### 13.11SMC power supply pins

All DVcc /DVss pins must be set to the same level as the Vcc /Vss pins.

Note that the SMC I/O pin state is undefined if  $DV_{CC}$  is powered on and  $V_{CC}$  is below 3V. To avoid this,  $V_{CC}$  must always be powered on before  $DV_{CC}$ .

 $DV_{cc}/DV_{ss}$  must be applied when using SMC I/O pin as GPIO.

#### 13.12Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

#### 13.13Mode Pin (MD)

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.



# **14. Electrical Characteristics**

## 14.1 Absolute Maximum Ratings


Parameter	Symbol	mbol Condition		Rating		Remarks
			Min	Max		
Power supply voltage*1	V <sub>cc</sub>	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	
Analog power supply voltage*1	AV <sub>CC</sub>	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	$V_{CC} = AV_{CC}^{*2}$
Analog reference voltage* <sup>1</sup>	AVRH	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	AV <sub>CC</sub> ≥ AVRH, AVRH ≥ AV <sub>SS</sub>
SMC Power supply*1	DV <sub>CC</sub>	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	$V_{CC} = AV_{CC} = DV_{CC}^{*2}$
LCD power supply voltage*1	V0 to V3	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	V0 to V3 must not exceed V <sub>CC</sub>
Input voltage*1	VI	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	$V_{l} \le (D)V_{CC} + 0.3V^{*3}$
Output voltage*1	Vo	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	$V_0 \le (D)V_{CC} + 0.3V^{*3}$
Maximum Clamp Current	I <sub>CLAMP</sub>	-	-4.0	+4.0	mA	Applicable to general purpose I/O pins * <sup>4</sup>
Total Maximum Clamp Current	Σ I <sub>CLAMP</sub>	-	-	21	mA	Applicable to general purpose I/O pins * <sup>4</sup>
	IOL	-	-	15	mA	Normal port
"L" level maximum		T <sub>A</sub> = -40°C	-	52	mA	
output current		T <sub>A</sub> = +25°C	-	39	mA	High current port
output current	IOLSMC	T <sub>A</sub> = +85°C	-	32	mA	righ current port
		T <sub>A</sub> = +105°C	-	30	mA	
	IOLAV	-	-	4	mA	Normal port
		T <sub>A</sub> = -40°C	-	40	mA	
"L" level average		T <sub>A</sub> = +25°C	-	30	mA	High current port
output current	IOLAVSMC	T <sub>A</sub> = +85°C	-	25	mA	
		T <sub>A</sub> = +105°C	-	23	mA	
"L" level maximum	Σl <sub>OL</sub>	-	-	46	mA	Normal port
overall output current	ΣI <sub>OLSMC</sub>	-	-	180	mA	High current port
"L" level average	ΣI <sub>OLAV</sub>	-	-	23	mA	Normal port
overall output current	ΣI <sub>OLAVSMC</sub>	-	-	90	mA	High current port
	Іон	-	-	-15	mA	Normal port
	ION	T <sub>A</sub> = -40°C	-	-52	mA	
"H" level maximum		$T_{A}$ +25°C	-	-39	mA	
output current	I <sub>OHSMC</sub>	$T_{A} = +85^{\circ}C$	-	-32	mA	High current port
		$T_{A}$ = +105 °C	-	-30	mA	
	IOHAV	-	-	-4	mA	Normal port
	IOHAV	T <sub>A</sub> = -40°C	-	-40	mA	
"H" level average		$T_{A}$ + 25°C	-	-30	mA	
output current	I <sub>OHAVSMC</sub>	$T_{A} = +25 \text{ C}$ $T_{A} = +85 \text{°C}$	-	-30	mA	High current port
		$T_{A} = +05 \text{ C}$ $T_{A} = +105 \text{ °C}$	-	-23	mA	
"H" level maximum	ΣΙ <sub>ΟΗ</sub>	-	-	-46	mA	Normal port
overall output current	ΣI <sub>OHSMC</sub>	-	-	-180	mA	High current port
"H" level average	ΣI <sub>OHSMC</sub>	-	-	-23	mA	Normal port
overall output current		-	-	-90	mA	High current port
Power consumption* <sup>5</sup>	PD	T <sub>A</sub> = +105°C	-	317 <sup>*6</sup>	mW	
Operating ambient temperature	T <sub>A</sub>	-	-40	+105	°C	
	T <sub>STG</sub>	-	-55	+150	°C	1



- \*1: This parameter is based on  $V_{SS} = AV_{SS} = DV_{SS} = 0V$ .
- \*2: AV<sub>CC</sub> and V<sub>CC</sub> and D<sub>VCC</sub> must be set to the same voltage. It is required that AVCC does not exceed V<sub>CC</sub>, DV<sub>CC</sub> and that the voltage at the analog inputs does not exceed AV<sub>CC</sub> when the power is switched on.
- \*3: V<sub>I</sub> and V<sub>O</sub> should not exceed V<sub>CC</sub> + 0.3V. VI should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the ICLAMP rating supersedes the VI rating. Input/Output voltages of high current ports depend on DV<sub>CC</sub>. Input/Output voltages of standard ports depend on V<sub>CC</sub>.

\*4:

- Applicable to all general purpose I/O pins (Pnn\_m).
- Use within recommended operating conditions.
- · Use at DC voltage (current).
- The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V<sub>cc</sub> pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.
- The DEBUG I/F pin has only a protective diode against VSS. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.
- · Sample recommended circuits:



\*5: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

PIO =  $\Sigma$  (V<sub>OL</sub> × I<sub>OL</sub> + V<sub>OH</sub> × I<sub>OH</sub>) (I/O load power dissipation, sum is performed on all I/O ports)

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$  (internal power dissipation)

 $I_{CC}$  is the total core current consumption into  $V_{CC}$  as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

 $I_{\text{A}}$  is the analog current consumption into  $\text{AV}_{\text{CC}}.$ 

\*6: Worst case value for a package mounted on single layer PCB at specified T<sub>A</sub> without air flow.

### WARNING

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



### 14.2 Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = DV_{SS} = 0V)$ 

Parameter	Symbol	Value		Unit	Remarks	
Farameter	Symbol	Min	Тур	Max	Unit	Reliidi K5
Power supply	V <sub>cc</sub> ,	2.7	-	5.5	V	
voltage	AV <sub>CC</sub> , DV <sub>CC</sub>	2.0	-	5.5	V	Maintains RAM data in stop mode
Smoothing capacitor at C pin	Cs	0.5	1.0 to 3.9	4.7	μF	$\begin{array}{l} 1.0 \mu F \ (\mbox{Allowance within } \pm 50\%) \\ 3.9 \mu F \ (\mbox{Allowance within } \pm 20\%) \\ \mbox{Please use the ceramic capacitor or the capacitor of the frequency response of this level.} \\ \mbox{The smoothing capacitor at } V_{CC} \ \mbox{must use the one of a capacity value that is larger than } C_S. \end{array}$

### WARNING

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



# 14.3 DC Characteristics

## 14.3.1 Current Rating

		Pin			Value				
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks	
	I <sub>CCPLL</sub>		PLL Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32MHz Flash 0 wait (CLKRC and CLKSC stopped)	-	25	-	mA	$T_{A} = +25^{\circ}C$	
			(CERRC and CERSC slopped)	-	-	34	mA	T <sub>A</sub> = +105°C	
	I <sub>CCMAIN</sub>	•	Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz Flash 0 wait	-	3.5	-	mA	T <sub>A</sub> = +25°C	
			(CLKPLL, CLKSC and CLKRC stopped)	-	-	7.5	mA	T <sub>A</sub> = +105°C	
Power supply	Іссксн		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz Flash 0 wait		1.7	-	mA	T <sub>A</sub> = +25°C	
current in Run modes <sup>*1</sup>		V <sub>cc</sub>	(CLKMC, CLKPLL and CLKSC stopped)	-	-	5.5	mA	T <sub>A</sub> = +105°C	
	Iccrcl			RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz Flash 0 wait	-	0.15	-	mA	T <sub>A</sub> = +25°C
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	3.2	mA	T <sub>A</sub> = +105°C	
			Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz		0.1	-	mA	T <sub>A</sub> = +25°C	
	Іссѕив		Flash 0 wait (CLKMC, CLKPLL and CLKRC stopped)	-	-	3	mA	T <sub>A</sub> = +105°C	

# $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to 5.5V, $V_{SS} = AV_{SS} = DV_{SS} = 0V$ , $T_A = -40^{\circ}C$ to $+105^{\circ}C$ )



Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Falailletei	Symbol	name	Conditions	Min	Тур	Max	Unit	Remains
			PLL Sleep mode with CLKS1/2 = CLKP1/2 = 32MHz	-	6.5	-	mA	T <sub>A</sub> = +25°C
	ICCOFLE		(CLKRC and CLKSC stopped)	-	-	13	mA	T <sub>A</sub> = +105°C
			Main Sleep mode with CLKS1/2 = CLKP1/2 = 4MHz,	-	0.9	-	mA	T <sub>A</sub> = +25°C
	ICCSMAIN		SMCR:LPMSS = 0 (CLKPLL, CLKRC and - CLKSC stopped)	-	-	4	mA	T <sub>A</sub> = +105°C
Power supply current in Sleep	1	V <sub>cc</sub>	RC Sleep mode with CLKS1/2 = CLKP1/2 = CLKRC = 2MHz,	-	0.5	-	mA	T <sub>A</sub> = +25°C
modes <sup>*1</sup>	I <sub>CCSRCH</sub>		SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped)	-	-	3.5	mA	T <sub>A</sub> = +105°C
	ICCSRCL		RC Sleep mode with CLKS1/2 = CLKP1/2 = CLKRC = 100kHz	-	0.06	-	mA	T <sub>A</sub> = +25°C
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	2.7	mA	T <sub>A</sub> = +105°C
	I <sub>CCSSUB</sub>		Sub Sleep mode with CLKS1/2 = CLKP1/2 = 32kHz,	-	0.04	-	mA	T <sub>A</sub> = +25°C
			(CLKMC, CLKPLL and CLKRC stopped)	-	-	2.5	mA	T <sub>A</sub> = +105°C



Parameter	Symbol	Pin	Conditions		Value	9	Unit	Remarks	
T urumeter	Cymbol	name	Conditions	Min	Тур	Max	Unit		
			PLL Timer mode with CLKPLL = 32MHz (CLKRC and CLKSC	-	1800	2245	μA	T <sub>A</sub> = +25°C	
	ICCIPLL		stopped)	-	-	3140	μA	T <sub>A</sub> = +105°C	
	1		Main Timer mode with CLKMC = 4MHz,	-	285	325	μA	T <sub>A</sub> = +25°C	
			SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped)	-	-	1055	μA	T <sub>A</sub> = +105°C	
Power supply			RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 0	-	160	210	μA	T <sub>A</sub> = +25°C	
current in Timer modes <sup>*2</sup>	ICCTRCH	V <sub>cc</sub>	(CLKPLL, CLKMC and CLKSC stopped)	-	-	970	μA	T <sub>A</sub> = +105°C	
	1		RC Timer mode with CLKRC = 100kHz	-	30	70	μA	T <sub>A</sub> = +25°C	
	ICCTRCL		(CLKPLL, CLKMC and CLKSC stopped)	-	-	820	μA	T <sub>A</sub> = +105°C	
			Sub Timer mode with CLKSC = 32kHz	-	25	55	μA	T <sub>A</sub> = +25°C	
	Ісстѕив		(CLKMC, CLKPLL and CLKRC stopped)	-	-	800	μА	T <sub>A</sub> = +105°C	



Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Farameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
Power supply current	1	Vcc	-	-	20	55	μA	T <sub>A</sub> = +25°C
in Stop mode <sup>*3</sup>	I <sub>CCH</sub>	VCC		-	-	800	μA	T <sub>A</sub> = +105°C
Flash Power Down current	ICCFLASHPD	Vcc	-	-	36	70	μA	
Power supply current for active Low	1	Vcc	Low voltage detector	-	5	-	μA	T <sub>A</sub> = +25°C
Voltage detector* <sup>4</sup>	ICCLVD		enabled	-	-	12.5	μA	T <sub>A</sub> = +105°C
Flash Write/	1	Vcc		-	12.5	-	mA	T <sub>A</sub> = +25°C
Erase current* <sup>5</sup>	ICCFLASH	VCC	-	-	-	20	mA	T <sub>A</sub> = +105°C

\*1: The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

\*2: The power supply current in Timer mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, I<sub>CCFLASHPD</sub> must be added to the Power supply current.

The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.

- \*3: The power supply current in Stop mode is the value when Flash is in Power-down / reset mode.
- When Flash is not in Power-down / reset mode, I<sub>CCFLASHPD</sub> must be added to the Power supply current.

\*4: When low voltage detector is enabled, I<sub>CCLVD</sub> must be added to Power supply current.

\*5: When Flash Write / Erase program is executed, I<sub>CCFLASH</sub> must be added to Power supply current.



# 14.3.2 Pin Characteristics

Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
Falametei	Symbol	Finname	Conditions	Min	Тур	Max	Unit	
	Port V <sub>IH</sub> inputs		-	V <sub>CC</sub> × 0.7	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input
		Pnn_m	-	V <sub>CC</sub> × 0.8	-	V <sub>CC</sub> + 0.3	V	AUTOMOTIVE Hysteresis input
	VIHX0S	X0	External clock in "Fast Clock Input mode"	VD × 0.8	-	VD	V	VD=1.8V±0.15V
"H" level input voltage	VIHXOAS	X0A	External clock in "Oscillation mode"	V <sub>CC</sub> × 0.8	-	V <sub>CC</sub> + 0.3	V	
	VIHR	RSTX	-	V <sub>CC</sub> × 0.8	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input
	VIHM	MD	-	V <sub>CC</sub> - 0.3	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input
	V <sub>IHD</sub> DEBU		-	2.0	-	V <sub>CC</sub> + 0.3	V	TTL Input
	VIL	Port inputs	-	V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> × 0.3	V	CMOS Hysteresis input
	VIL	Pnn_m	-	V <sub>SS</sub> - 0.3	-	$V_{CC} \times 0.5$	V	AUTOMOTIVE Hysteresis input
	VILXOS	Х0	External clock in "Fast Clock Input mode"	V <sub>SS</sub>	-	VD × 0.2	V	VD=1.8V±0.15V
"L" level input voltage	VILXOAS	X0A	External clock in "Oscillation mode"	V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> × 0.2	V	
	VILR	RSTX	-	V <sub>SS</sub> - 0.3	-	$V_{CC} \times 0.2$	V	CMOS Hysteresis input
	V <sub>ILM</sub>	MD	-	V <sub>SS</sub> - 0.3	-	V <sub>SS</sub> + 0.3	V	CMOS Hysteresis input
	V <sub>ILD</sub>	DEBUG I/F	-	V <sub>SS</sub> - 0.3	-	0.8	V	TTL Input

# $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$





Parameter	Symbol	Din nama	Conditions		Value		Unit	Remarks
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
	V <sub>OH4</sub>	4mA type	$\begin{array}{l} 4.5V \leq (D)V_{CC} \leq 5.5V \\ I_{OH} = -4mA \\ \hline 2.7V \leq (D)V_{CC} < 4.5V \\ I_{OH} = -1.5mA \end{array}$	(D)V <sub>CC</sub> - 0.5	-	(D)V <sub>CC</sub>	V	
			$\begin{array}{l} 4.5V \leq DV_{CC} \leq 5.5V \\ I_{OH} = -52mA \\ 2.7V \leq DV_{CC} < 4.5V \\ I_{OH} = -18mA \\ 4.5V \leq DV_{CC} \leq 5.5V \\ I_{OH} = -39mA \\ 2.7V \leq DV_{CC} < 4.5V \end{array}$					$T_{A} = -40^{\circ}C$ $T_{A} = +25^{\circ}C$
"H" level output voltage	V <sub>OH30</sub>	High Drive type <sup>*</sup>	$\begin{split} I_{OH} &= -16 \text{mA} \\ 4.5 \text{V} \leq \text{DV}_{CC} \leq 5.5 \text{V} \\ I_{OH} &= -32 \text{mA} \\ 2.7 \text{V} \leq \text{DV}_{CC} < 4.5 \text{V} \\ I_{OH} &= -14.5 \text{mA} \end{split}$	DV <sub>cc</sub> - 0.5	-	DV <sub>CC</sub>	v	T <sub>A</sub> = +85°C
V <sub>OH3</sub>			$\begin{array}{l} 4.5V \leq DV_{CC} \leq 5.5V\\ I_{OH} = -30mA\\ 2.7V \leq DV_{CC} < 4.5V\\ I_{OH} = -14mA \end{array}$					T <sub>A</sub> = +105°C
	V <sub>OH3</sub>	3mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OH} = -3mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	V <sub>CC</sub> - 0.5	-	V <sub>cc</sub>	V	
	V <sub>OL4</sub>	4mA type	$4.5V \le (D)V_{CC} \le 5.5V$ $I_{OL} = +4mA$ $2.7V \le (D)V_{CC} < 4.5V$ $I_{OL} = +1.7mA$		-	0.4	V	
			$\begin{array}{l} 4.5 \text{V} \leq \text{DV}_{\text{CC}} \leq 5.5 \text{V} \\ \hline \textbf{I}_{\text{OL}} = +52 \text{mA} \\ 2.7 \text{V} \leq \text{DV}_{\text{CC}} < 4.5 \text{V} \\ \hline \textbf{I}_{\text{OL}} = +22 \text{mA} \\ 4.5 \text{V} \leq \text{DV}_{\text{CC}} \leq 5.5 \text{V} \end{array}$					T <sub>A</sub> = -40°C
"L" level output	V <sub>OL30</sub>		$I_{OL} = +39mA$ $2.7V \le DV_{CC} < 4.5V$ $I_{OL} = +18mA$ $4.5V \le DV_{CC} \le 5.5V$		-	0.5	v	T <sub>A</sub> = +25°C
voltage		type	$eq:local_$					T <sub>A</sub> = +85°C
			$\frac{I_{OL} = +30 \text{mA}}{2.7 \text{V} \le \text{DV}_{CC} < 4.5 \text{V}}$ $\frac{I_{OL} = +13.5 \text{mA}}{2.7 \text{V} \le \text{V}_{CC} < 5.5 \text{V}}$					T <sub>A</sub> = +105°C
	V <sub>OL3</sub>	3mA type	$I_{OL} = +3mA$	-	-	0.4	V	
	V <sub>OLD</sub>	DEBUG I/F	$V_{CC} = 2.7V$ $I_{OL} = +25mA$	0	-	0.25	V	





Parameter	Currench of	Din nome	Conditions	Value			Unit	t Remarks	
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks	
Input leak	L	Pnn_m	V <sub>SS</sub> < V <sub>1</sub> < V <sub>CC</sub> AV <sub>SS</sub> < V <sub>1</sub> < AV <sub>CC</sub> , AVRH	- 1	-	+ 1	μA	Single port pin except high current output I/O for SMC	
current	I <sub>IL</sub>	P08_m	DV <sub>SS</sub> < V <sub>I</sub> < DV <sub>CC</sub> AV <sub>SS</sub> < V <sub>I</sub> < AV <sub>CC</sub> , AVRH	- 3	-	+ 3	μΑ		
Total LCD leak current	Σ I <sub>ILCD</sub>	All SEG/ COM pin	V <sub>CC</sub> = 5.0V	-	0.5	10	μΑ	Maximum leakage current of all LCD pins	
Internal LCD divide resistance	R <sub>LCD</sub>	Between V3 and V2, V2 and V1, V1 and V0	V <sub>CC</sub> = 5.0V	6.25	12.5	25	kΩ		
Pull-up resistance value	R <sub>PU</sub>	Pnn_m	$V_{CC} = 5.0V \pm 10\%$	25	50	100	kΩ		
Pull-down resistance value	R <sub>DOWN</sub>	P08_m	V <sub>CC</sub> = 5.0V ±10%	25	50	100	kΩ		
Input capacitance	C <sub>IN</sub>	Other than C, Vcc, Vss, DVcc DVss, AVcc, AVss, AVRH, P08_m	-	-	5	15	pF		
		P08_m	-	-	15	30	pF		

\*: In the case of driving stepping motor directly or high current outputs, set "1" to the bit in the Port High Drive Register (PHDRnn:HDx="1").





# 14.4 AC Characteristics

# 14.4.1 Main Clock Input Characteristics

Deremeter	Symphol	Din nome		Value		Unit	Remarks
Parameter	Symbol	Pin name	Min	Тур	Max	- Unit	Remarks
		4	-	8	MHz	When using a crystal oscillator, PLL off	
Input frequency	fc	X0, X1	-	-	8	MHz	When using an opposite phase external clock, PLL off
			4	-	8	MHz	When using a crystal oscillator or opposite phase external clock, PLL on
Input frequency			-	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off
	f <sub>FCI</sub>	X0	4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on
Input clock cycle	t <sub>CYLH</sub>	-	125	-	-	ns	
Input clock pulse width	P <sub>WH</sub> , P <sub>WL</sub>	-	55	-	-	ns	

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V$  to 5.5V, VD=1.8V±0.15V,  $V_{SS} = AV_{SS} = DV_{SS} = 0V$ ,  $T_A = -40^{\circ}C$  to + 105°C)









## 14.4.2 Sub Clock Input Characteristics

		$(V_{CC} =$	$AV_{CC} = DV_{CC} = 2$	2.7V to 5.5	5V, $V_{SS} = AV$	$V_{\rm SS} = {\rm DV}_{\rm S}$	s = 0V, T	$T_{\rm A} = -40^{\circ}{\rm C} \text{ to} + 105^{\circ}{\rm C}$
Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
			Conditions	Min	Тур	Max	Onic	Remarks
Input frequency f <sub>CL</sub>		VOA	-	-	32.768	-	kHz	When using an oscillation circuit
	f <sub>CL</sub>	X0A, X1A	-	-	-	100	kHz	When using an opposite phase external clock
		X0A	-	-	-	50	kHz	When using a single phase external clock
Input clock cycle	t <sub>CYLL</sub>	-	-	10	-	-	μs	
Input clock pulse width	-	-	P <sub>WH</sub> /t <sub>CYLL</sub> , P <sub>WL</sub> /t <sub>CYLL</sub>	30	-	70	%	







#### 14.4.3 Built-in RC Oscillation Characteristics

Parameter	Symbol	Value			Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Unit	Remains
Clock frequency	fac	50	100	200	kHz	When using slow frequency of RC oscillator
Clock nequency	f <sub>RC</sub>	1	2	4	MHz	When using fast frequency of RC oscillator
RC clock stabilization	+	80	160	320	μs	When using slow frequency of RC oscillator (16 RC clock cycles)
time	t <sub>rcstab</sub>	64	128	256	μS	When using fast frequency of RC oscillator (256 RC clock cycles)

# $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

# 14.4.4 Internal Clock Timing


$(V_{CC} = AV_{CC} = DV_{CC})$	= 2.7V to 5.5V, $V_{SS}$ = AV <sub>SS</sub>	= DV <sub>SS</sub> = 0V, T	$_{A} = -40^{\circ}C \text{ to } +$	105°C)
Parameter	Symbol	Va	Unit	
Farameter	Symbol	Min		
Internal System clock frequency (CLKS1 and CLKS2)	fclks1, fclks2	-	54	MHz
Internal CPU clock frequency (CLKB), Internal peripheral clock frequency (CLKP1)	fclkb, fclkp1	-	32	MHz
Internal peripheral clock frequency (CLKP2)	f <sub>CLKP2</sub>	-	32	MHz



## 14.4.5 Operating Conditions of PLL

Parameter	Symbol		Value		Unit	Remarks
Falanetei	Symbol	Min	Тур	Мах	Onit	Reliarks
PLL oscillation stabilization wait time	t <sub>LOCK</sub>	1	-	4	ms	For CLKMC = 4MHz
PLL input clock frequency	f <sub>PLLI</sub>	4	-	8	MHz	
PLL oscillation clock frequency	f <sub>CLKVCO</sub>	56	-	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)
PLL phase jitter	<b>t</b> PSKEW	-5	-	+5	ns	For CLKMC (PLL input clock) ≥ 4MHz


(V\_{CC} = AV\_{CC} = DV\_{CC} = 2.7V to 5.5V, V\_{SS} = AV\_{SS} = DV\_{SS} = 0V, T<sub>A</sub> = - 40°C to + 105°C)



# 14.4.6 Reset Input

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V$  to 5.5V,  $V_{SS} = AV_{SS} = DV_{SS} = 0V$ ,  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ )


Parameter	Symbol	Pin name	Va	Unit		
i alameter			Min	Max	0.110	
Reset input time		DOTV	10	-	μS	
Rejection of reset input time	t <sub>RSTL</sub>	RSTX	1	-	μS	






#### 14.4.7 Power-on Reset Timing

Parameter	Symbol	Pin name		Value		Unit
Falameter	Symbol	Fill hame	Min	Тур	Max	Onic
Power on rise time	t <sub>R</sub>	V <sub>cc</sub>	0.05	-	30	ms
Power off time	t <sub>OFF</sub>	V <sub>cc</sub>	1	-	-	ms









#### 14.4.8 USART Timing

Devementer	Cumhal	Symbol Pin		4.5V ≤ V	/ <sub>cc</sub> < 5.5V	2.7V ≤ V	<sub>cc</sub> < 4.5V	Unit
Parameter	Symbol	name	name Conditions		Max	Min	Max	Unit
Serial clock cycle time	t <sub>SCYC</sub>	SCKn		4t <sub>CLKP1</sub>	-	4t <sub>CLKP1</sub>	-	ns
$SCK \downarrow \to SOT$ delay time	t <sub>SLOVI</sub>	SCKn, SOTn		- 20	+ 20	- 30	+ 30	ns
$SOT \to SCK \uparrow delay  time$	t <sub>ovshi</sub>	SCKn, SOTn	Internal shift clock mode	N×t <sub>CLKP1</sub> – 20	-	N×t <sub>CLKP1</sub> - 30	-	ns
$SIN \to SCK \uparrow setup \ time$	t <sub>IVSHI</sub>	SCKn, SINn		t <sub>CLKP1</sub> + 45	-	t <sub>CLKP1</sub> + 55	-	ns
$SCK \uparrow \to SIN \text{ hold time}$	t <sub>SHIXI</sub>	SCKn, SINn		0	-	0	-	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCKn		t <sub>CLKP1</sub> + 10	-	t <sub>CLKP1</sub> + 10	-	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCKn		t <sub>CLKP1</sub> + 10	-	t <sub>CLKP1</sub> + 10	-	ns
$SCK \downarrow \to SOT$ delay time	t <sub>SLOVE</sub>	SCKn, SOTn	External shift	-	2t <sub>CLKP1</sub> + 45	-	2t <sub>CLKP1</sub> + 55	ns
$SIN \to SCK \uparrow setup  time$	t <sub>IVSHE</sub>	SCKn, SINn	clock mode	t <sub>CLKP1</sub> /2 + 10	-	t <sub>CLKP1</sub> /2 + 10	-	ns
$SCK \uparrow \to SIN \text{ hold time}$	t <sub>SHIXE</sub>	SCKn, SINn		t <sub>CLKP1</sub> + 10	-	t <sub>CLKP1</sub> + 10	-	ns
SCK fall time	t <sub>F</sub>	SCKn	]	-	20	-	20	ns
SCK rise time	t <sub>R</sub>	SCKn	]	-	20	-	20	ns

# $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to 5.5V, $V_{SS} = AV_{SS} = DV_{SS} = 0V$ , $T_A = -40^{\circ}C$ to $+105^{\circ}C$ , $C_L=50pF$ )

#### Notes:

- · AC characteristic in CLK synchronized mode.
- C<sub>L</sub> is the load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "MB96600 series HARDWARE MANUAL".
- tCLKP1 indicates the peripheral clock 1 (CLKP1), Unit: ns
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKn and SOTn\_R is not guaranteed.


\*: Parameter N depends on t<sub>SCYC</sub> and can be calculated as follows:


- If  $t_{SCYC} = 2 \times k \times t_{CLKP1}$ , then N = k, where k is an integer > 2
- If  $t_{SCYC} = (2 \times k + 1) \times t_{CLKP1}$ , then N = k + 1, where k is an integer > 1



## Examples:

tscyc	N
$4  imes t_{CLKP1}$	2
$5 \times t_{CLKP1}, 6 \times t_{CLKP1}$	3
$7 \times t_{CLKP1}, 8 \times t_{CLKP1}$	4








# 14.4.9 External Input Timing

Parameter	Symbol	ol Pin name Value			Unit	Remarks
Falameter	Symbol	Finname	Min	Max	Unit	Reinarks
		Pnn_m				General Purpose I/O
		ADTG		-		A/D Converter trigger input
		TINn, TINn_R	2t <sub>CLKP1</sub> +200		ns	Reload Timer
	t <sub>INH</sub> ,	TTGn	(t <sub>CLKP1</sub> =			PPG trigger input
Input pulse width	t <sub>INL</sub>	FRCKn,	1/f <sub>CLKP1</sub> )*			Free-Running Timer input
	1112	FRCKn_R				clock
		INn, INn_R				Input Capture
		INTn, INTn_R	200			External Interrupt
		NMI	200	-	ns	Non-Maskable Interrupt

(V\_{CC} = AV\_{CC} = DV\_{CC} = 2.7V to 5.5V, V\_{SS} = AV\_{SS} = DV\_{SS} = 0V, T\_A = -40^{\circ}C to + 105°C)

\*: t<sub>CLKP1</sub> indicates the peripheral clock1 (CLKP1) cycle time except stop when in stop mode.





# 14.4.10 LC Timing

Parameter	Symbol	Conditions	Туріс	al mode		-speed ode* <sup>4</sup>	Unit
			Min	Max	Min	Max	
SCL clock frequency	f <sub>SCL</sub>		0	100	0	400	kHz
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL $\downarrow$	t <sub>HDSTA</sub>		4.0	-	0.6	-	μs
SCL clock "L" width	t <sub>LOW</sub>		4.7	-	1.3	-	μs
SCL clock "H" width	t <sub>HIGH</sub>		4.0	-	0.6	-	μs
(Repeated) START condition setup time SCL $\uparrow \rightarrow$ SDA $\downarrow$	t <sub>susta</sub>	$C_{L} = 50 \text{pF},$ R = (Vp/I <sub>OL</sub> )* <sup>1</sup>	4.7	-	0.6	-	μs
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t <sub>HDDAT</sub>	$R = (Vp/I_{OL})^{*}$	0	3.45* <sup>2</sup>	0	0.9* <sup>3</sup>	μs
Data setup time $SDA \downarrow \uparrow \rightarrow SCL \uparrow$	t <sub>SUDAT</sub>		250	-	100	-	ns
STOP condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$	t <sub>susto</sub>		4.0	-	0.6	-	μs
Bus free time between "STOP condition" and "START condition"	t <sub>BUS</sub>		4.7	-	1.3	-	μs
Pulse width of spikes which will be suppressed by input noise filter	t <sub>SP</sub>	-	0	(1-1.5) × t <sub>CLКР1</sub> *5	0	(1-1.5) × t <sub>СLКР1</sub> *5	ns

 $(V_{CC}$  = AV\_{CC} = DV\_{CC} = 2.7V to 5.5V,  $V_{SS}$  = AV\_{SS} = DV\_{SS} = 0V,  $T_A$  = - 40°C to + 105°C)

\*1: R and C<sub>L</sub> represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively.


Vp indicates the power supply voltage of the pull-up resistance and IoL indicates VoL guaranteed current.

\*2: The maximum t<sub>HDDAT</sub> only has to be met if the device does not extend the "L" width (t<sub>LOW</sub>) of the SCL signal.

\*3: A high-speed mode I<sup>2</sup>C bus device can be used on a standard mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of " $t_{SUDAT} \ge 250$ ns".

\*4: For use at over 100kHz, set the peripheral clock1 (CLKP1) to at least 6MHz.

\*5: t<sub>CLKP1</sub> indicates the peripheral clock1 (CLKP1) cycle time.





# 14.5 A/D Converter

# 14.5.1 Electrical Characteristics for the A/D Converter

				Value			
Parameter	Symbol	Pin name	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	10	bit	
Total error	-	-	- 3.0	-	+ 3.0	LSB	
Nonlinearity error	-	-	- 2.5	-	+ 2.5	LSB	
Differential Nonlinearity error	-	-	- 1.9	-	+ 1.9	LSB	
Zero transition voltage	Vot	ANn	Тур - 20	AV <sub>SS</sub> + 0.5LSB	Тур + 20	mV	
Full scale transition voltage	V <sub>FST</sub>	ANn	Тур - 20	AVRH - 1.5LSB	Тур + 20	mV	
Compare time <sup>*</sup>	_		1.0	-	5.0	μS	$4.5V \le AV_{CC} \le 5.5V$
	-	-	2.2	-	8.0	μS	$2.7V \leq AV_{CC} < 4.5V$
Sampling time <sup>*</sup>	-	_	0.5	-	-	μS	$4.5V \le AV_{CC} \le 5.5V$
Camping and			1.2	-	-	μS	$2.7V \le AV_{CC} < 4.5V$
Power supply	I <sub>A</sub>		-	2.0	3.1	mA	A/D Converter active
current	I <sub>AH</sub>	AV <sub>cc</sub>	-	-	3.3	μA	A/D Converter not operated
Reference power supply current	I <sub>R</sub>	AVRH	-	520	810	μΑ	A/D Converter active
(between AVRH and $AV_{SS}$ )	I <sub>RH</sub>		-	-	1.0	μΑ	A/D Converter not operated
Analog input		AN8 to 13	-	-	15.5	рF	Normal outputs
capacity	$C_{VIN}$	AN16 to 23	-	-	17.4	pF	High current outputs
Analog impodonoo	R <sub>VIN</sub>	ANn	-	-	1450	Ω	$4.5V \le AV_{CC} \le 5.5V$
Analog impedance	IN VIN		-	-	2700	Ω	$2.7 V \leq AV_{CC} < 4.5 V$
Analog port input		AN8 to 13	- 1.0	-	+ 1.0	μA	AV <sub>SS</sub> <v<sub>AIN &lt;</v<sub>
current (during conversion)	I <sub>AIN</sub>	AN16 to 23	- 3.0	-	+ 3.0	μA	AVSS < VAIN < AV <sub>CC</sub> , AVRH
Analog input voltage	V <sub>AIN</sub>	ANn	AV <sub>SS</sub>	-	AVRH	V	
Reference voltage range	-	AVRH	AV <sub>CC</sub> - 0.1	-	AV <sub>CC</sub>	V	
Variation between channels	-	ANn	-	-	4.0	LSB	

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V$  to 5.5V,  $V_{SS} = AV_{SS} = DV_{SS} = 0V$ ,  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ )


\*: Time for each channel.



#### 14.5.2 Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time ( $T_{samp}$ ) depends on the external driving impedance  $R_{ext}$ , the board capacitance of the A/D converter input pin  $C_{ext}$  and the AV<sub>CC</sub> voltage level. The following replacement model can be used for the calculation:



Rext: External driving impedance

Cext: Capacitance of PCB at A/D converter input

CVIN: Analog input capacity (I/O, analog switch and ADC are contained)

RVIN: Analog input impedance (I/O, analog switch and ADC are contained)

The following approximation formula for the replacement model above can be used:

 $T_{samp} = 7.62 \times (R_{ext} \times C_{ext} + (R_{ext} + R_{VIN}) \times C_{VIN})$ 

- Do not select a sampling time below the absolute minimum permitted value. (0.5µs for  $4.5V \le AV_{CC} \le 5.5V$ , 1.2µs for 2.7V  $\le AV_{CC} < 4.5V$ )
- If the sampling time cannot be sufficient, connect a capacitor of about 0.1μF to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current IIL (static current before the sampling switch) or the analog input leakage current IAIN (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current IIL cannot be compensated by an external capacitor.
- The accuracy gets worse as |AVRH AV<sub>SS</sub>| becomes smaller.






#### 14.5.3 Definition of A/D Converter Terms

- : Analog variation that is recognized by an A/D converter.
- Nonlinearity error
- : Deviation of the actual conversion characteristics from a straight line that connects
- Differential nonlinearity error: Deviation from the ideal value of the input voltage that is required to
  - change the output code by 1LSB.
- Total error


Resolution

- : Difference between the actual value and the theoretical value. The total error includes zero transition error, full-scale transition error and nonlinearity error.
- Zero transition voltage : Input voltage which results in the minimum conversion value.
- · Full scale transition voltage: Input voltage which results in the maximum conversion value.












# 14.6 High Current Output Slew Rate

			(100 - 7			0.00, 033	- / 10 33	= DVSS = OV, TA = -
Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Falameter	Symbol	name	Conditions	Min	Тур	Max	Unit	
Output rise/fall time	t <sub>R30</sub> , t <sub>F30</sub>	P08_m	Outputs driving strength set to "30mA"	15	-	75	ns	C∟=85pF

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$ 





# 14.7 Low Voltage Detection Function Characteristics


		$(V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to	$5.5 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS}$	$S = DV_{SS} = 0$ Value	v, 1 <sub>A</sub> = - 40 C 1	0 + 105 °C
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
	V <sub>DL0</sub>	CILCR:LVL = 0000 <sub>B</sub>	2.70	2.90	3.10	V
	V <sub>DL1</sub>	CILCR:LVL = 0001 <sub>B</sub>	2.79	3.00	3.21	V
	V <sub>DL2</sub>	CILCR:LVL = 0010 <sub>B</sub>	2.98	3.20	3.42	V
Detected voltage <sup>*1</sup>	V <sub>DL3</sub>	CILCR:LVL = 0011 <sub>B</sub>	3.26	3.50	3.74	V
Ŭ	V <sub>DL4</sub>	CILCR:LVL = 0100 <sub>B</sub>	3.45	3.70	3.95	V
	V <sub>DL5</sub>	CILCR:LVL = 0111 <sub>B</sub>	3.73	4.00	4.27	V
	V <sub>DL6</sub>	CILCR:LVL = 1001 <sub>B</sub>	3.91	4.20	4.49	V
Power supply voltage change rate <sup>2</sup>	dV/dt	-	- 0.004	-	+ 0.004	V/µs
		CILCR:LVHYS=0	-	-	50	mV
Hysteresis width	V <sub>HYS</sub>	CILCR:LVHYS=1	80	100	120	mV
Stabilization time	T <sub>LVDSTAB</sub>	-	-	-	75	μs
Detection delay time	t <sub>d</sub>	-	-	-	30	μS


\*1: If the power supply voltage fluctuates within the time less than the detection delay time (t<sub>d</sub>), there is a possibility that the low voltage detection will occur or stop after the power supply voltage passes the detection range.


\*2: In order to perform the low voltage detection at the detection voltage (V<sub>DLX</sub>), be sure to suppress fluctuation of the power supply voltage within the limits of the change ration of power supply voltage.













# 14.8 Flash Memory Write/Erase Characteristics

		$(V_{CC} = AV_{CC} = D)$	V <sub>CC</sub> = 2.7	'V to 5.5	V, V <sub>SS</sub> = A	V <sub>SS</sub> = DV <sub>SS</sub>	$_{\rm S} = 0$ V, $T_{\rm A} = -40^{\circ}$ C to $+105^{\circ}$ C)	
				Value	;			
Para	meter	Conditions	Min	Тур	Max	Unit	Remarks	
	Large Sector	-	-	1.6	7.5	S	Includes write time prior to	
Sector erase time	Small Sector	-	-	0.4	2.1	S	Includes write time prior to internal erase.	
	Security Sector	-	-	0.31	1.65	S	internal erase.	
Word (16-bit) write ti	me	-	-	25	400	μs	Not including system-level overhead time.	
Chip erase time		-	-	5.11	25.05	s	Includes write time prior to internal erase.	

#### Note:

While the Flash memory is written or erased, shutdown of the external power ( $V_{CC}$ ) is prohibited. In the application system where the external power ( $V_{CC}$ ) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.

To put it concrete, change the external power in the range of change ration of power supply voltage (-0.004V/ $\mu$ s to +0.004V/ $\mu$ s) after the external power falls below the detection voltage (V<sub>DLX</sub>)<sup>-1</sup>.

Write/Erase cycles and data hold time

Write/Erase cycles (cycle)	Data hold time (year)
1,000	20 *2
10,000	10 *2
100,000	5 <sup>*2</sup>


\*1: See "14.7 Low Voltage Detection Function Characteristics".


\*2: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).



# **15. Example Characteristics**


This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value. ■MB96F685








#### ■MB96F685







## ■Used setting

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)
Timer mode	PLL	CLKMC = 4MHz, CLKPLL = 32MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	Main osc.	CLKMC = 4MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	RC clock fast	CLKMC = 2MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	RC clock slow	CLKMC = 100kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode
	Sub osc.	CLKMC = 32 kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode
Stop mode	stopped	(All clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode



# **16.Ordering Information**

## MCU with CAN controller

Part number	Flash memory	Package*	
MB96F683RBPMC-GSE1	Flash A	80-pin plastic LQFP (FPT-80P-M21)	
MB96F683RBPMC-GSE2	(96.5KB)		
MB96F685RBPMC-GSE1	Flash A	80-pin plastic LQFP (FPT-80P-M21)	
MB96F685RBPMC-GSE2	(160.5KB)		

\*: For details about package, see "Package Dimension".


## MCU without CAN controller


Part number	Flash memory	Package*
MB96F683ABPMC-GSE1	Flash A	80-pin plastic LQFP
MB96F683ABPMC-GSE2	(96.5KB)	(FPT-80P-M21)
MB96F685ABPMC-GSE1	Flash A	80-pin plastic LQFP
MB96F685ABPMC-GSE2	(160.5KB)	(FPT-80P-M21)

\*: For details about package, see "Package Dimension".



# 17. Package Dimension







# 18. Major Changes

# Spansion Publication Number: MB96680\_DS704-00002

Page	Section	Change Results	
Revision 2.0			
40	Electrical Characteristics 3. DC Characteristics (1) Current Rating	Changed the Value of "Power supply current in Timer modes" $I_{CCTPLL}$ Typ: 1880µA $\rightarrow$ 1800µA (T <sub>A</sub> = +25°C)	
Revision 2.1			
-	-	Company name and layout design change	

NOTE: Please see "Document History" about later revised information.



# **Document History**

# Document Title: MB96680 Series F<sup>2</sup>MC-16FX 16-Bit Microcontroller

Document Number: 002-04705

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	TORS		Migrated to Cypress and assigned document number 002-04705 No change to document contents or format.
*A	5147098	TORS	08/22/2016	Updated to Cypress format.



# Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

# PSoC<sup>®</sup> Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP Cypress Developer Community Community | Forums | Blogs | Video | Training Technical Support cypress.com/go/support

ARM and Cortex are the trademarks of ARM Limited in the EU and other countries.

© Cypress Semiconductor Corporation 2013-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress's hardware products, only internally within your organization, and (b) to distribute the Software in biary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress's hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or systems control cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.