# 3:1 Active Switch for HDMI ${ }^{\text {TM }}$ Signals with Optimized Equalization for Enhanced Signal Integrity 

## Features

- Supply voltage, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%$
- Each of the three input ports can support HDMI ${ }^{\mathrm{TM}}$ or DVI signals
- Supports both AC-coupled and DC-coupled inputs
- Supports DeepColor ${ }^{\mathrm{TM}}$
- High Performance, up to 2.5 Gbps per channel
- Switching support for 3 side band signals
(SCL, SDA and HPD)
- 5V Tolerance on all side band signals
- SCL, SDA, and HPD pins are the only pins that can support HOT INSERTION
- Integrated 50 -ohm ( $\pm 10 \%$ ) termination resistors at each high speed signal input
- TMDS input termination control on all high speed inputs
- HDCP reset circuitry for quick communication when switching from one port to another
- Configurable output swing control
- Configurable Pre-Emphasis levels
- Configurable De-Emphasis
- Optimized Equalization

Single default setting will support all cable lengths

- 8 kV Contact ESD protection on all input data/clock channels per IEC61000-4-2
- Propagation delay $\leq 2 n s$
- High Impedance Outputs when disabled
- Packaging (Pb-free \& Green):
- 80-pin LQFP (FF80)
- 64-pin TQFN (ZL64)


## Description

Pericom Semiconductor's PI3HDMI301 3:1 active switch circuit is targeted for high-resolution video networks that are based on DVI/HDMI ${ }^{\text {TM }}$ standards and TMDS signal processing. The PI3HDMI301 is an active 3 TMDS to 1 TMDS receiver switch with Hi-Z outputs. The device receives differential signals from selected video components and drives the video display unit. It provides controllable output swings, as well as provides a unique advanced pre-emphasis technique to increase rise and fall times which are reduced during transmission across long distances.
Each complete HDMI/DVI channel also has slower speed, side band signals, that are required to be switched. Pericom's solution provides a complete solution by integrating the side band switch together with the high speed switch in a single solution. Using Equalization at the input of each of the high speed channels, Pericom can successfully eliminate deterministic jitter caused by long cables from the source to the sink. The elimination of the deterministic jitter allows the user to use much longer cables (up to 25 meters).
The maximum DVI/HDMIBandwidth of 2.5 Gbps provides 36-bit Deep Color ${ }^{\mathrm{TM}}$ support, which is offered by HDMI ${ }^{\mathrm{TM}}$ revision 1.3. Due to its active uni-directional feature, this switch is designed for usage only for the video receiver's side. For consumer video networks, the device sits at the receiver's side to switch between multiple video components, such as PC, DVD, STB, D-VHS, etc. The PI3HDMI301 also provides enhanced robust ESD/EOS protection of 8 kV , which is required by many consumer video networks today.
The Optimized Equalization provides the user a single optimal setting that can provide passing results for HDMI jitter tests for all cable lengths: 1 meter to 20 meters with DeepColor support up to 36bits.
Pericom also offers the ability to fine tune the equalization settings in situations where cable length is known. For example, if 25 meter cable length is required, Pericom's solution can be adjusted to 16 dB EQ to accept 25 meter cable length.

## Pin Configuration (Top View)


(Top View)


## Receiver Block ${ }^{1}$

Each input has integrated equalization that can eliminate deterministic jitter caused by 25 meter 24 AWG cables. All activity can be configured using pin strapping. The Rx block is designed to receive all relevant signals directly from the $\mathrm{HDMI}^{\mathrm{TM}}$ connector without any additional circuitry, 3 High speed TMDS data, 1 pixel clock, 1 HPD signals, and DDC signals. TMDS Channels have following termination scheme for Rx Sense support.


Note:

1. $\mathrm{R}_{1}+\mathrm{R}_{2}=50 \Omega$

## Pin Description

| 80 LQFP Pin \# | 64 TQFN Pin \# | Pin Name | I/O | Description |
| :---: | :---: | :---: | :---: | :---: |
| 9, 12, 15, 6 | 7, 9,12, 4 | $\mathrm{D}_{0}+1, \mathrm{D}_{1}+1, \mathrm{D}_{2}+1, \mathrm{CLK}+1$ | I | Port 1 TMDS Positive inputs |
| 71, 74, 77, 68 | 57, 59, 62, 54 | $\mathrm{D}_{0}+2, \mathrm{D}_{1}+2, \mathrm{D}_{2}+2, \mathrm{CLK}+2$ | 1 | Port 2 TMDS Positive inputs |
| 52, 55, 58, 49 | 43, 45, 48, 40 | $\mathrm{D}_{0}+3, \mathrm{D}_{1}+3, \mathrm{D}_{2}+3, \mathrm{CLK}+3$ | I | Port 3 TMDS Positive inputs |
| 8, 11, 14, 5 | 6, 8, 11, 3 | $\mathrm{D}_{0}-1, \mathrm{D}_{1}-1, \mathrm{D}_{2}-1$, CLK-1 | I | Port 1 TMDS Negative inputs |
| 70, 73, 76, 67 | 56, 58, 61, 53 | $\mathrm{D}_{0}-2, \mathrm{D}_{1}-2, \mathrm{D}_{2}-2$, CLK-2 | I | Port 2 TMDS Negative inputs |
| 51, 54, 57, 48 | 42, 44, 47, 39 | $\mathrm{D}_{0}-3, \mathrm{D}_{1}-3, \mathrm{D}_{2}-3$, CLK-3 | I | Port 3 TMDS Negative inputs |
| $\begin{aligned} & 4,10,16,24,30 \\ & 36,37,47,53,59 \\ & 65,66,72,78 \end{aligned}$ |  | GND |  | Ground |
| 80 | 63 | HPD1 | O | Port 1 HPD output |
| 62 | 50 | HPD2 | O | Port 2 HPD output |
| 44 | 36 | HPD3 | O | Port 3 HPD output |
| 40 | 32 | HPD_Sink | I | Sink side hot plug detector input. High: 5-V power signal asserted from source to sink and EDID is ready. <br> Low: No 5-V power signal asserted from source to sink, or EDID is not ready. |
| 42 | 34 | $\overline{\mathrm{OE}}$ | I | Output Enable, Active LOW |
| 3 | 2 | SCL1 | I/O | Port 1 DDC Clock |
| 64 | 52 | SCL2 | I/O | Port 2 DDC Clock |
| 46 | 38 | SCL3 | I/O | Port 3 DDC Clock |
| 38 | 31 | SCL_Sink | I/O | Sink Side DDC Clock |
| 2 | 1 | SDA1 | I/O | Port 1 DDC Data |
| 63 | 51 | SDA2 | I/O | Port 2 DDC Data |
| 45 | 37 | SDA3 | I/O | Port 3 DDC Data |
| 39 | 31 | SDA_Sink | I/O | Sink Side DDC Data |
| 21, 22, 23 | 17, 18, 19 | S1, S2, S3 | I | Source Input Control |
| $\begin{aligned} & 7,13,17,27,33 \\ & 43,50,56,61,69 \\ & 75,79 \end{aligned}$ | $\begin{aligned} & 5,10,22,27,35, \\ & 41,46,55,60 \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}$ |  | 3.3V Power Supply |
| 31, 28, 25, 34 | 25, 23, 20, 28 | $\mathrm{D}_{0}+, \mathrm{D}_{1}+, \mathrm{D}_{2}+, \mathrm{CLK}+$ | O | TMDS positive outputs |
| 32, 29, 26, 35 | 26, 24, 21, 29 | $\mathrm{D}_{0}-, \mathrm{D}_{1^{-}}, \mathrm{D}_{2^{-}}, \mathrm{CLK}-$ | O | TMDS negative outputs |
| 41, 60 | 33, 49 | EQ_S0, EQ_S1 | I | Equalizer controls, both controls have internal pull-ups |
| 19, 18, 20, 1 | $15,14,16,64$ | $\begin{aligned} & \text { OC_S0, OC_S1, } \\ & \text { OC_S2, OC_S3 } \end{aligned}$ | I | Output buffer controls, all control bits have internal pull-ups |

## Switch Block Diagram



## Truth Table

| Control Pins |  |  |  | I/O Selected |  | Hot Plug Detect Status |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | S1 | S2 | S3 | TMDS outputs | SCL Sink SDA Sink | HPD1 | HPD2 | HPD3 |
| L | H | x | X | Port1 | SCL1 SDA1 | HPD_Sink | L | L |
| L | L | H | x | Port2 | SCL2 SDA2 | L | HPD_Sink | L |
| L | L | L | H | Port3 | SCL3 SDA3 | L | L | HPD_Sink |
| L | L | L | L | None (Hi-Z) | None (Hi-Z) | L | L | L |
| H | X | X | X | None (Hi-Z) | Follow S1, S2, S3 | Follow S1, S2, S3 |  |  |

## OC Setting Value Logic Table

| O Input Control Pins $^{\text {OC_S1 }}$ |  |  |  |  | Setting Value <br> OC_S3 $^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OC_S2 $^{(1)}$ | OC_S1 $^{(1)}$ | OC_S0 $^{(1)}$ | Vswing (mV) | Pre-emphasis/De-emphasis <br> (dB) |  |
| 0 | 0 | 0 | 0 | 333 | -9.5 |
| 0 | 0 | 0 | 1 | 500 | -6 |
| 0 | 0 | 1 | 0 | 666 | -3.5 |
| 0 | 0 | 1 | 1 | 1000 | 0 |
| 0 | 1 | 0 | 0 | 160 | -9 |
| 0 | 1 | 0 | 1 | 270 | -6 |
| 0 | 1 | 1 | 0 | 340 | -3.5 |
| 0 | 1 | 1 | 1 | 500 | 0 |
| 1 | 0 | 0 | 0 | 500 | 6 |
| 1 | 0 | 0 | 1 | 500 | 3.5 |
| 1 | 0 | 1 | 0 | 500 | 1.5 |
| 1 | 0 | 1 | 1 | 500 | 0 |
| 1 | 1 | 0 | 0 | 600 | 0 |
| 1 | 1 | 0 | 1 | 1000 | 0 |
| 1 | 1 | 1 | 0 | 750 | 0 |
| 1 | 1 | 1 | 1 | 500 | 0 |

EQ Setting Value Logic Table for high speed data bits (TMDS CLK input is left at 3dB default always)

| EQ_S1 $^{(1)}$ | EQ_S0 $^{(1)}$ | Setting Value |
| :---: | :---: | :--- |
| 0 | 0 | 15 dB on all high speed data inputs |
| 0 | 1 | 3dB on all high speed data inputs |
| 1 | 0 | 8dB on all high speed data inputs |
| 1 | 1 | Optimized Equalization on all high speed data inputs (Default setting which can support all <br> cable lengths from 1meter to 20meters) |

## Notes:

1) Integrated internal pull-ups

## Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Supply Voltage to Ground Potential. | . -0.5 V to +4.0 V |
| DC Input Voltage . | $\ldots . .0 .5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ |
| DC Output Current. | ... 120 mA |
| Power Dissipation. | ....... 1.0W |

## Note:

Stresses greater than those listed under MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Recommended Operating Conditions

| Symbol | Parameter | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |
| TMDS Differential PinS |  |  |  |  |  |
| $\mathrm{V}_{\text {ID }}$ | Receiver peak-to-peak differential input voltage | 150 |  | 1560 | mVp-p |
| $\mathrm{V}_{\text {IC }}$ | Input common mode voltage | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.01$ | V |
| $\mathrm{V}_{\text {DD }}$ | TMDS output termination voltage | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{R}_{\mathrm{T}}$ | Termination resistance | 45 | 50 | 55 | ohm |
|  | Signaling rate | 0.25 |  | 2.5 | Gbps |
| Control Pins (OC_Sx, EQ_Sx, Sx, $\overline{\mathrm{OE}}$ ) |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | LVTTL High-level input voltage | 2 |  | $\mathrm{V}_{\text {DD }}$ | V |
| $\mathrm{V}_{\text {IL }}$ | LVTTL Low-level input voltage | GND |  | 0.8 |  |
| DDC Pins (SCLx, SCL_SINK, SDAx, SDA_SINK) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{I}(\mathrm{DDC})}$ | Input voltage | GND |  | 5.5 | V |
| Status Pins (HPD_SINK) |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | LVTTL High-level input voltage | 2 |  | 5.3 | V |
| $\mathrm{V}_{\text {IL }}$ | LVTTL Low-level input voltage | GND |  | 0.8 |  |

## TMDS Compliance Test Results

| Item | $\mathrm{HDMI}^{\text {TM }} 1.3$ Spec | Pericom Product Spec |
| :---: | :---: | :---: |
| Operating Conditions |  |  |
| Termination Supply Voltage, VDD | $3.3 \mathrm{~V} \leq 5 \%$ | $3.30 \pm 5 \%$ |
| Terminal Resistance | $50-\mathrm{ohm} \pm 10 \%$ | 45 to 55-ohm |
| Source DC Characteristics at TP1 |  |  |
| Single-ended high level output voltage, VH | $\mathrm{V}_{\mathrm{DD}} \pm 10 \mathrm{mV}$ | $\mathrm{V}_{\mathrm{DD}} \pm 10 \mathrm{mV}$ |
| Single-ended low level output voltage, VL | $\left(\mathrm{V}_{\mathrm{DD}}-600 \mathrm{mV}\right) \leq \mathrm{VL} \leq\left(\mathrm{V}_{\mathrm{DD}}-400 \mathrm{mV}\right)$ | $\begin{aligned} & \left(\mathrm{V}_{\mathrm{DD}}-600 \mathrm{mV}\right) \leq \mathrm{VL} \leq\left(\mathrm{V}_{\mathrm{DD}}-\right. \\ & 400 \mathrm{mV}) \end{aligned}$ |
| Single-ended output swing voltage, Vswing | $400 \mathrm{mV} \leq$ Vswing $\leq 600 \mathrm{mV}$ | $400 \mathrm{mV} \leq$ Vswing $\leq 600 \mathrm{mV}$ |
| Single-ended standby (off) output voltage, Voff | $\mathrm{V}_{\mathrm{DD}} \pm 10 \mathrm{mV}$ | $\mathrm{V}_{\mathrm{DD}} \pm 10 \mathrm{mV}$ |
| Transmitter AC Characteristics at TP1 |  |  |
| Risetime/Falltime (20\%-80\%) | 75 ps $\leq$ Risetime/Falltime $\leq 0.4$ Tbit ( $75 \mathrm{ps} \leq \mathrm{tr} / \mathrm{tf} \leq 242 \mathrm{ps}$ ) @ 1.65 Gbps | 240ps |
| Intra-Pair Skew at Transmitter Connector, max | $\begin{aligned} & 0.15 \mathrm{Tbit} \\ & \text { (90.9ps @ } 1.65 \mathrm{Gbps}) \end{aligned}$ | 60ps max |
| Inter-Pair Skew at Transmitter Connector, max | 0.2 Tpixel <br> (1.2ns @ 1.65 Gbps) | 100ps max |
| Clock Jitter, max | 0.25 Tbit <br> (151.5ps @ 1.65 Gbps) | 82ps max |
| Sink Operating DC Characteristics at TP2 |  |  |
| Input Differential Voltage Level, Vdiff | $150 \leq$ Vdiff $\leq 1200 \mathrm{mV}$ | $150 \mathrm{mV} \leq \mathrm{V}_{\text {DIFF }} \leq 1200 \mathrm{mV}$ |
| Input Common Mode Voltage Level, $\mathrm{V}_{\mathrm{ICM}}$ | $\begin{aligned} & \left(\mathrm{V}_{\mathrm{DD}}-300 \mathrm{mV}\right) \leq \mathrm{Vicm} \leq \\ & \left(\mathrm{V}_{\mathrm{DD}}-37.5 \mathrm{mV}\right) \\ & \text { Or } \\ & \mathrm{V}_{\mathrm{DD}} \pm 10 \% \end{aligned}$ | $\begin{aligned} & \left(\mathrm{V}_{\mathrm{DD}}-300 \mathrm{mV}\right) \leq \mathrm{Vicm} \leq \\ & \left(\mathrm{V}_{\mathrm{DD}}-37.5 \mathrm{mV}\right) \\ & \mathrm{Or} \\ & \mathrm{~V}_{\mathrm{DD}} \pm 10 \% \end{aligned}$ |
| Sink DC Characteristics When Source Disabled or Disconnected at TP2 |  |  |
| Differential Voltage Level | $\mathrm{V}_{\mathrm{DD}} \pm 10 \mathrm{mV}$ | $\mathrm{V}_{\mathrm{DD}} \pm 10 \mathrm{mV}$ |

Electrical Characteristics (over recommended operating conditions unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{DD}}-0.4 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{T}}=50-\mathrm{ohm}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \end{aligned}$ |  | 200 |  | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | pattern <br> CLK Input $=165 \mathrm{MHz}$ clock |  | 660 |  | mW |
| $\mathrm{I}_{\mathrm{CCQ}}$ | Standby Current | $\overline{\mathrm{OE}}=\mathrm{HIGH}, \mathrm{S} 1=\mathrm{S} 2=\mathrm{S} 3=\mathrm{LOW}$ |  | 8 |  | mA |
| TMDS Differential Pins |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Single-ended high-level output voltage | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50-\mathrm{ohm}$ <br> Pre-emphasis/De-emphasis $=0 \mathrm{~dB}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}^{-}} \\ & 10 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}+ \\ & 10 \end{aligned}$ | mV |
| V ${ }_{\text {OL }}$ | Single-ended low-level output voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}- \\ & 600 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}- \\ & 400 \end{aligned}$ |  |
| $\mathrm{V}_{\text {swing }}$ | Single-ended output swing voltage |  | 400 |  | 600 |  |
| V $\mathrm{OD}(\mathrm{O}$ ) | Overshoot of output differential voltage |  |  | 6\% | 15\% | $2 x$ <br> $\mathrm{V}_{\text {swing }}$ |
| $\mathrm{V}_{\mathrm{OD}(\mathrm{U})}$ | Undershoot of output differential voltage |  |  | 12\% | 25\% |  |
| $\Delta \mathrm{V}_{\text {OC(SS }}$ | Change in steady-state commonmode output voltage between logic states |  |  | 0.5 | 5 | mV |
| $\left\|\mathrm{I}_{(\mathrm{OS})}\right\|$ | Short circuit output current |  |  |  | 12 | mA |
| VODE(SS) | Steady state output differential voltage | OC_Sx $=$ GND, Data Input $=250$ <br> Mbps HDMI ${ }^{\text {TM }}$ data pattern CLK Input $=25 \mathrm{MHz}$ clock $\mathrm{x}=0,1,2,3$ | 560 |  | 840 | mVp-p |
| VODE(PP) | Peak-to-peak output differential voltage |  | 800 |  | 1200 |  |
| $\mathrm{V}_{\mathrm{I} \text { (open) }}$ | Single-ended input voltage under high impedance input or open input | $\mathrm{I}_{\mathrm{I}}=10 \mu \mathrm{~A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}- \\ & 10 \end{aligned}$ |  | $\mathrm{V}_{\mathrm{DD}}+10$ | mV |
| $\mathrm{R}_{\text {INT }}$ | Input termination resistance | $\mathrm{V}_{\mathrm{IN}}=2.9 \mathrm{~V}$ | 45 | 50 | 55 | ohm |
| DDC I/O Pins (SCLx, SCL_SINK, SDAx, SDA_SINK) |  |  |  |  |  |  |
| $\left\|\mathrm{I}_{1 \mathrm{~kg}}\right\|$ | Input leakage current | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ | -50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {DD }}$ | -10 |  | 10 |  |
| $\mathrm{C}_{\text {IO }}$ | Input/output capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ |  | 7.5 |  | pF |
| $\mathrm{R}_{\mathrm{ON}}$ | Switch resistance | $\mathrm{I}_{\mathrm{O}}=3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  | 25 | 50 | ohm |
| $\mathrm{V}_{\text {PASS }}$ | Switch output voltage | $\mathrm{V}_{\mathrm{I}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{I}}=100 \mu \mathrm{~A}$ | $1.5^{(2)}$ | 2.0 | $2.5^{(3)}$ | V |
| Status Pins (HPD) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}(\mathrm{TTL})}$ | TTL High-level output voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\text {OL(TTL) }}$ | TTL Low-level output voltage | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  |  | 0.4 | V |

(Table Continued)

Electrical Characteristics (Continued)

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Control Pins (OC_Sx, EQ_Sx, Sx, $\overline{\mathrm{OE}}$ ) |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{IH}}$ | High-level digital input current | $\mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| IIL | Low-level digital input current | $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ or 0.8 V | -10 |  | 10 |  |
| Status Pins (HPD_SINK) |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{IH}}$ | High-level digital input current | $\mathrm{V}_{\mathrm{IH}}=5.3 \mathrm{~V}$ | -50 |  | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ | -10 |  | 10 |  |
| $\mathrm{I}_{\text {IL }}$ | Low-level digital input current | $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ or 0.8 V | -10 |  | 10 |  |

Notes:

1. All typical values are at $25^{\circ} \mathrm{C}$ and with a 3.3 V supply.
2. The value is tested in full temperature range at 3.0 V .
3. The value is tested in full temperature range at 3.6 V .

Switching Characteristics (over recommended operating conditions unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMDS Differential Pins |  |  |  |  |  |  |
| tpd | Propagation delay | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=50 \text {-ohm, } \\ & \text { pre-emphasis/de-emphasis }=0 \mathrm{~dB} \end{aligned}$ |  |  | 2000 | ps |
| $\mathrm{t}_{\mathrm{r}}$ | Differential output signal rise time $(20 \%-80 \%)$ |  | 75 |  | 140 |  |
| $\mathrm{t}_{\mathrm{f}}$ | Differential output signal fall time (20\% - 80\%) |  | 75 |  | 140 |  |
| $\mathrm{t}_{\text {sk }(\mathrm{p})}$ | Pulse skew |  |  | 10 | 50 |  |
| $\mathrm{t}_{\text {sk( }}$ ( ) | Intra-pair differential skew |  |  | 23 | 50 |  |
| $\mathrm{t}_{\text {sk(0) }}$ | Inter-pair differential skew ${ }^{(2)}$ |  |  |  | 100 |  |
| $\mathrm{TCLK}_{\mathrm{jit}} \mathrm{pp}$ ) | Peak-to-peak output jitter from TMDS CLK channel residual jitter | pre-emphasis/de-emphasis $=0 \mathrm{~dB}$, <br> Data Input $=1.65 \mathrm{Gbps}_{\mathrm{HDMI}}{ }^{\mathrm{TM}}$ data pattern <br> CLK Input $=165 \mathrm{MHz}$ clock |  | 15 | 30 |  |
| TDATA $_{\text {jit }}(\mathrm{pp})$ | Peak-to-peak output jitter from TMDS data residual jitter |  |  | 18 | 50 |  |
| $t_{\text {DE }}$ | De-emphasis duration | de-emphasis $=-3.5 \mathrm{~dB}$, Data Input $=250 \mathrm{Mbps} \mathrm{HDMI}^{\mathrm{TM}}$ data pattern, CLK Input $=25 \mathrm{MHz}$ clock |  | 240 |  |  |
| $\mathrm{t}_{\text {S }}$ | Select to switch output |  |  |  | 10 | ns |
| $\mathrm{t}_{\text {en }}$ | Enable time |  |  |  | 200 |  |
| $\mathrm{t}_{\text {dis }}$ | Disable time |  |  |  | 10 |  |
| DDC I/O Pins (SCLx, SCL_SINK, SDAx, SDA_SINK) |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{pd}(\mathrm{DDC}}$ | Propagation delay from SCLn to SCL_SINK or SDAx to SDA_SINK or SDA_SINK to SDAx | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  | 0.4 | 2.5 | ns |
| Control and Status Pins (OC_SX, EQ_SX, Sx, HPD_SINK, HPDx) |  |  |  |  |  |  |
| $t_{\text {pd (HPD }}$ | Propagation delay (from HPD_SINK to the active port of HPDx) | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  | 2 | 6.0 | ns |
| $\mathrm{t}_{\text {sx (HPD) }}$ | Switch time (from port select to the latest valid status of HPDx) |  |  | 3 | 6.5 |  |

## Notes:

1. All typical values are at $25^{\circ} \mathrm{C}$ and with a 3.3 V supply.
2. $\mathrm{t}_{\mathrm{sk}(\mathrm{o})}$ is the magnitude of the difference in propagation delay times between any specified terminals of channel 2 to 4 of a device when inputs are tied together.

## Application Information

## Supply Voltage

All $V_{\text {DD }}$ pins are recommended to have a $0.01 \mu \mathrm{~F}$ capacitor tied from $\mathrm{V}_{\mathrm{DD}}$ to GND to filter supply noise

## TMDS inputs

Standard TMDS terminations have already been integrated into Pericom's PI3HDMI301 device. Therefore, external terminations are not required. Any unused port must be left floating and not tied to GND.

## TMDS output oscillation elimination

The TMDS inputs do not incorporate a squelch circuit. Therefore, we reccomend the input to be externally biased to prevent output oscillation. One pin will be pulled high to $\mathrm{V}_{\mathrm{DD}}$ with the other grounded through a $1.5 \mathrm{~K}-\mathrm{Ohm}$ resistor as shown.


TMDS Input Fail-Safe Recommendation

## 3:1 Active Switch for HDMI ${ }^{\text {TM }}$ Signals with Optimized Equalization for Enhanced Signal Integrity

## Recommended Power Supply Decoupling Circuit

Figure 1 is the recommended power supply decoupling circuit configuration. It is recommended to put $0.1 \mu \mathrm{~F}$ decoupling capacitors on each $V_{D D}$ pins of our part, there are four $0.1 \mu \mathrm{~F}$ decoupling capacitors are put in Figure 1 with an assumption of only four $V_{D D}$ pins on our part, if there is more or less $V_{D D}$ pins on our Pericom parts, the number of $0.1 \mu \mathrm{~F}$ decoupling capacitors should be adjusted according to the actual number of $V_{D D}$ pins. On top of $0.1 \mu \mathrm{~F}$ decoupling capacitors on each $\mathrm{V}_{\mathrm{DD}}$ pins, it is recommended to put a $10 \mu \mathrm{~F}$ decoupling capacitor near our part's $\mathrm{V}_{\mathrm{DD}}$, it is for stabilizing the power supply for our part. Ferrite bead is also recommended for isolating the power supply for our part and other power supplies in other parts of the circuit. But, it is optional and depends on the power supply conditions of other circuits.


Figure 1 Recommended Power Supply Decoupling Circuit Diagram

## Requirements on the Decoupling Capacitors

There is no special requirement on the material of the capacitors. Ceramic capacitors are generally being used with typically materials of X5R or X7R.

## Layout and Decoupling CapacitorPlacement Consideration

i. Each $0.1 \mu \mathrm{~F}$ decoupling capacitor should be placed as close as possible to each $\mathrm{V}_{\mathrm{DD}}$ pin.
ii. $\quad \mathrm{V}_{\mathrm{DD}}$ and GND planes should be used to provide a low impedance path for power and ground.
iii. Via holes should be placed to connect to $\mathrm{V}_{\mathrm{DD}}$ and GND planes directly.
iv. Trace should be as wide as possible
v. Trace should be as short as possible.
vi. The placement of decoupling capacitor and the way of routing trace should consider the power flowing criteria.
vii. $10 \mu \mathrm{~F}$ capacitor should also be placed closed to our part and should be placed in the middle location of $0.1 \mu \mathrm{~F}$ capacitors.
viii. Avoid the large current circuit placed close to our part; especially when it is shared the same $\mathrm{V}_{\mathrm{DD}}$ and GND planes. Since large current flowing on our $\mathrm{V}_{\mathrm{DD}}$ or GND planes will generate a potential variation on the $\mathrm{V}_{\mathrm{DD}}$ or GND of our part.


Figure 2 Layout and Decoupling Capacitor Placement Diagram

Package Mechanical: 80-pin, Low Profile Quad Flat Package (FF80)


07-0100

Note:

- For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php


## Package Mechanical: 64-pin, Quad Flat Package (ZL64)



08-0530
Note:

- For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php


## Ordering Information

| Ordering Code | Package Code | Package Description |
| :---: | :---: | :---: |
| PI3HDMI301FFE | FF | $80-$ pin, Pb-free \& Green LQFP |
| PI3HDMI301ZLE | ZL | $64-$ pin, Pb-free \& Green TQFN |

## Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- $\mathrm{E}=\mathrm{Pb}$-free and Green
- Adding an X Suffix = Tape/Reel

