




- ▼ Simple Drive Requirement
- ▼ 100% R_g & UIS Test
- ▼ Ultra Low On-resistance
- ▼ RoHS Compliant & Halogen-Free




| | |
|--------------|-------|
| BV_{DSS} | -30V |
| $R_{DS(ON)}$ | 2.2mΩ |
| I_D^4 | -205A |

Description

AP3P2R2 series are from Advanced Power innovative design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The PDFN 5x6 package used advanced package and silicon combination for ultra low on-resistance and high efficiency, special for DC-DC converters application and the foot print is compatible with SO-8 with backside heat sink and lower profile.



Absolute Maximum Ratings@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

| Symbol | Parameter | Rating | Units |
|------------------------------|--|------------|-------|
| V_{DS} | Drain-Source Voltage | -30 | V |
| V_{GS} | Gate-Source Voltage | ± 20 | V |
| $I_D @ T_C=25^\circ\text{C}$ | Drain Current (Chip), $V_{GS} @ 10\text{V}^4$ | -205 | A |
| $I_D @ T_A=25^\circ\text{C}$ | Drain Current ³ , $V_{GS} @ 10\text{V}$ | -39.2 | A |
| $I_D @ T_A=70^\circ\text{C}$ | Drain Current ³ , $V_{GS} @ 10\text{V}$ | -31.4 | A |
| I_{DM} | Pulsed Drain Current ¹ | -200 | A |
| $P_D @ T_C=25^\circ\text{C}$ | Total Power Dissipation | 138.8 | W |
| $P_D @ T_A=25^\circ\text{C}$ | Total Power Dissipation | 5 | W |
| E_{AS} | Single Pulse Avalanche Energy ⁵ | 245 | mJ |
| T_{STG} | Storage Temperature Range | -55 to 150 | °C |
| T_J | Operating Junction Temperature Range | -55 to 150 | °C |

Thermal Data

| Symbol | Parameter | Value | Unit |
|-------------|---|-------|------|
| R_{thj-c} | Maximum Thermal Resistance, Junction-case | 0.9 | °C/W |
| R_{thj-a} | Maximum Thermal Resistance, Junction-ambient ³ | 25 | °C/W |



AP3P2R2CDT

Electrical Characteristics@ $T_j=25^\circ C$ (unless otherwise specified)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Units |
|--------------|--|--------------------------------|------|-------|-----------|-----------|
| BV_{DSS} | Drain-Source Breakdown Voltage | $V_{GS}=0V, I_D=-250\mu A$ | -30 | - | - | V |
| $R_{DS(ON)}$ | Static Drain-Source On-Resistance ² | $V_{GS}=-10V, I_D=-20A$ | - | 1.3 | 2.2 | $m\Omega$ |
| | | $V_{GS}=-4.5V, I_D=-20A$ | - | 2 | 3.2 | $m\Omega$ |
| $V_{GS(th)}$ | Gate Threshold Voltage | $V_{DS}=V_{GS}, I_D=-250\mu A$ | -1 | - | -3 | V |
| g_{fs} | Forward Transconductance | $V_{DS}=-5V, I_D=-20A$ | - | 96 | - | S |
| I_{DSS} | Drain-Source Leakage Current | $V_{DS}=-24V, V_{GS}=0V$ | - | - | -10 | μA |
| I_{GSS} | Gate-Source Leakage | $V_{GS}=\pm 20V, V_{DS}=0V$ | - | - | ± 100 | nA |
| Q_g | Total Gate Charge | $I_D=-20A$ | - | 138 | 221 | nC |
| Q_{gs} | Gate-Source Charge | $V_{DS}=-15V$ | - | 31 | - | nC |
| Q_{gd} | Gate-Drain ("Miller") Charge | $V_{GS}=-4.5V$ | - | 50 | - | nC |
| $t_{d(on)}$ | Turn-on Delay Time | $V_{DS}=-15V$ | - | 20 | - | ns |
| t_r | Rise Time | $I_D=-1A$ | - | 16 | - | ns |
| $t_{d(off)}$ | Turn-off Delay Time | $R_G=3.3\Omega$ | - | 390 | - | ns |
| t_f | Fall Time | $V_{GS}=-10V$ | - | 200 | - | ns |
| C_{iss} | Input Capacitance | $V_{GS}=0V$ | - | 17600 | 28160 | pF |
| C_{oss} | Output Capacitance | $V_{DS}=-15V$ | - | 2100 | - | pF |
| C_{rss} | Reverse Transfer Capacitance | $f=1.0MHz$ | - | 725 | - | pF |
| R_g | Gate Resistance | $f=1.0MHz$ | - | 4.2 | 8.4 | Ω |

Source-Drain Diode

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Units |
|----------|---------------------------------|--|------|------|------|-------|
| V_{SD} | Forward On Voltage ² | $I_S=-20A, V_{GS}=0V$ | - | - | -1.2 | V |
| t_{rr} | Reverse Recovery Time | $I_S=-20A, V_{GS}=0V,$ $dI/dt=100A/\mu s$ | - | 50 | - | ns |
| Q_{rr} | Reverse Recovery Charge | | - | 60 | - | nC |

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in² copper pad of FR4 board, t \leq 10sec
- 4.Package limitation current is 100A .
- 5.Starting $T_j=25^\circ C$, $V_{DD}=-30V$, $L=0.1mH$, $R_G=25\Omega$

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature

AP3P2R2CDT




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Drain Current v.s. Case Temperature




Fig 13. Normalized BV_{DSS} v.s. Junction Temperature




Fig 14. Total Power Dissipation




Fig 15. Typ. Drain-Source on State Resistance



AP3P2R2CDT

MARKING INFORMATION

