406596354

	PA241CE PA241CEA	PA241DF PA241DFA
SUPPLY VOLTAGE, $+V_S$ to V_S	7	7
OUTPUT CURRENT, continuous within SOA	60 mA	60 mA
OUTPUT CURRENT, peak	120 mA	120 mA
POWER DISSIPATION, continuous @ T_C $ 8		8
INPUT VOLTAGE, differential	–16 V	–16 V
INPUT VOLTAGE, common mode	$–V_S$	$–V_S$
&L&63&QJOTPMEFSmTFD	$	$
TEMPERATURE, junction[2]	$	$
&L&63&UPSBHF	mUP$	mUP$
&L&63&(QPKSFEDBTF	mUP$	mUP$

41&$4

PARAMETER	TEST CONDITIONS[1]	PA241CE, PA241DF MIN	TYP	MAX	PA241CEA MIN	TYP	MAX	UNITS
INPUT								
04&5,JOJUJBM								N7
OFFSET VOLTAGE, vs. temperature[3]	UP$							7$
OFFSET VOLTAGE, vs. temperature[3]	UP$							7$
0'4&5705&WTTVQQMZ								77
0'4&5705&WTUJNF								7LI
BIAS CURRENT, initial[6]								Q"
#*4633&WTTVQQMZ								Q"7
OFFSET CURRENT, initial[6]								Q"
INPUT IMPEDANCE, DC			10^{11}					
1615$								Q'
COMMON MODE, voltage range		$+V_S$m						7
COMMON MODE, voltage range		$-V_S$						7
COMMON MODE REJECTION, DC	V_{CM} 7%$							E#
NOISE, broad band	10kHz BW, R_S ,							73.4
04&MPXSFRVFODZ	)[							7QQ
GAIN								
01&01BUJ	3 $_L$ = ,							E#
%&%)HBJOCBOEXEUIQSPEVDU								.)[
108&%&%5	7QQ							L)[
OUTPUT								
VOLTAGE SWING	I_O = 40mA	$–V_S$ 12	$–V_S$ 10		$–V_S$ 10	$–V_S$m		V
CURRENT, peak[4]								N"
$633&POUJOVPVT								N"
SETTLING TIME to .1%	10V step, A_V m							T
SLEW RATE	C_C Q'							7T
RESISTANCE , 1mA	R_{CL} =							æ
RESISTANCE , 40 mA	R_{CL}							æ
POWER SUPPLY								
75&								7
&VSSDFOU								N"
THERMAL								
PA241CE RESISTANCE, AC junction to case	F > 6)[							$8
PA241DF RESISTANCE, AC junction to case	F > 6)[							$8
PA241CE RESISTANCE, DC junction to case	F < 6)[							$8
PA241DF RESISTANCE, DC junction to case	F < 6)[							$8
1&4&4VODUJPOUPBJS	'VMMUFNQFSBUVSFSBOHF							$8
PA241DF RESISTANCE, junction to air[7]	'VMMUFNQFSBUVSFSBOHF							$8
&L&63&(QBTF	.FFUTGVMMSBOHFTQFDhT		m					$

05& 'TQFDJDBUJPOJTUIFTBNFBTUIFOPO'TQFDJDBUJPO

1. Unless otherwise noted T_C $ $_C$ = 6.8pF. DC input speci cations are – value given. Power supply voltage is typical rating.
2. Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF. For guidance, refer to heatsink data sheet.
3. 4BNQMFUFTUFECZ&GFSUP
4. Guaranteed but not tested.
5. 5FTFMFDUFEWBMVFPG$3 $_{CL}$ must be added to the values given for total output resistance.
6. 4QFDJDBUJPOTTFQBSBUFECZJOEJDBUFWBMVFTGPSUIF1&BOE1%'SFTQFDUJWFMZ
7. Rating applies with solder connection of heatslug to a minimum 1 square inch foil area of the printed circuit board.

The PA241 is constructed from MOSFET transistors. ESD handling procedures must be observed.

40-6856.3(4

	PA241DW
	PA241DWA
SUPPLY VOLTAGE, $+V_S$ to V_S	7
OUTPUT CURRENT, continuous within SOA	60 mA
OUTPUT CURRENT, peak	120 mA
POWER DISSIPATION, continuous @ T_C $ 8	
INPUT VOLTAGE, differential	–16 V
INPUT VOLTAGE, common mode	$–V_S$
8.33QJOTPMEFSmTFD	$
TEMPERATURE, junction[2]	$
8.33UPSBHF	mUP$
8.33(QFSBUJOHDBTF	mUP$

41$4

PARAMETER	TEST CONDITIONS[1]	PA241DW MIN	PA241DW TYP	PA241DW MAX	PA241DWA MIN	PA241DWA TYP	PA241DWA MAX	UNITS
INPUT								
0''4&5JOJUJBM								N7
OFFSET VOLTAGE, vs. temperature[3]	UP$							7$
OFFSET VOLTAGE, vs. temperature[3]	UP$							7$
0''4&5WTTVQQMZ								77
0''4&5WTUJNF								7LI
BIAS CURRENT, initial			100	2000				Q"
#*\$4WTTVQQMZ								Q"7
0''4&5JOJUJBM								Q"
INPUT IMPEDANCE, DC			10^{11}					
1655$								Q'
COMMON MODE, voltage range		$+V_S$m						7
COMMON MODE, voltage range		$-V_S$						7
COMMON MODE REJECTION, DC	V_{CM} 7%$							E#
NOISE, broad band	10kHz BW, R_S ,							73.4
0*4&MPXGSFRVFODZ	)[							7QQ
GAIN								
01&/-001BU	3_L = ,							E#
#8%5HBJOCBOEXJEUIQSPEVDU								.)[
108&3#8%5	7QQ							L)[
OUTPUT								
VOLTAGE SWING	I_O = 40mA	$–V_S$ 12	$–V_S$ 10		$–V_S$ 10	$–V_S$m		V
CURRENT, peak[4]								N"
$633&/5DPOUJOVPVT								N"
SETTLING TIME to .1%	10V step, A_V m							T
SLEW RATE	C_C Q'							7T
RESISTANCE , 1mA	R_{CL} =							æ
RESISTANCE , 40 mA	R_{CL}							æ
POWER SUPPLY								
70&5								7
$633&/5RVJFTDFOU								N"
THERMAL								
PA241DW RESISTANCE, AC junction to case	F > 6)[							$8
PA241DW RESISTANCE, DC junction to case	F < 6)[							$8
1%83&4*45"/$&VODUJPOUPBJS	'VMMUFNQFSBUVSFSBOHF							$8
8.33&'1\$BTF	.FFUTGVMMSBOHFTQFDhT m							$

/05&4 'TQFDJ\$DBUJPOJTUIFTBNFBTUIFOPO'TQFDJ\$DBUJPO

1. Unless otherwise noted T_C $ $_C$ = 6.8pF. DC input speci cations are – value given. Power supply voltage is typical rating.
2. Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF. For guidance, refer to heatsink data sheet.
3. 4BNQMFUFTUFECZ&GFSUP
4. Guaranteed but not tested.
5. 5FTFMFDUFEWBMVFPG$ R_{CL} must be added to the values given for total output resistance.

The PA241 is constructed from MOSFET transistors. ESD handling procedures must be observed.

POWER DERATING



I_{LIMIT} VS. TEMPERATURE



GAIN AND COMPENSATION



SMALL SIGNAL RESPONSE



PHASE RESPONSE



POWER RESPONSE



HARMONIC DISTORTION



SLEW RATE



QUIESCENT CURRENT



COMMON MODE REJECTION



POWER SUPPLY REJECTION



OUTPUT VOLTAGE SWING



3

1MTSEMUPOPUOSM0SUOHPOTE-
FSBUJPOTXDIDPWFSTTUBCJMJUZQPXFSTVQQMJFTIFBUTJOLJOH mounting, current limit, SOA interpretation, and speci cation interpretation. Visit www.Cirrus.com for design tools that help automate tasks such as calculations for stability, internal power dissipation, current limit, heat sink selection, Apex Precision Power's complete Application Notes library, Technical Seminar Workbook and Evaluation Kits.

1)"4&$.1&/4"5*0/

Open loop gain and phase shift both increase with increasing temperature. The PHASE COMPENSATION typical graph shows closed loop gain and phase compensation capacitor value relationships for four case temperatures. The curves are CBTFEPOBDIJFWJOHBQIBTFNBSHJOPG$BMDVMBUFUIFIJHIest case temperature for the application (maximum ambient temperature and highest internal power dissipation) before choosing the compensation. Keep in mind that when working with small values of compensation, parasitics may play a large role in performance of the nished circuit. The compensation capacitor must be rated for at least the total voltage applied to the ampli er and should be a temperature stable type such as NPO or COG.

05)&345"#*-*5:$0/4*%&3"5*0/4

There are two important concepts about closed loop gain when choosing compensation. They stem from the fact that XIMFHBJOJTUIFNPTUDPNNPOMZVTFEUFSN β (the feedback factor) is really what counts when designing for stability.

1. Gain must be calculated as a non-inverting circuit (equal input and feedback resistors can provide a signal gain of -1, but for calculating offset errors, noise, and stability, this is a gain of 2).
2. Including a feedback capacitor changes the feedback factor or gain of the circuit. Consider Rin=4.7k, Rf=47k for a gain of 11. Compensation of 4.7 to 6.8pF would be reasonable. Adding 33pF parallel to the 47k rolls off the circuit at 103kHz, BOEBU.)[BTSFEVDFEHBJOGSPNUPSPVHIMZBOE the circuit is likely to oscillate.

As a general rule the DC summing junction impedance (parallel combination of the feedback resistor and all input SFTJTUPSTTIPVMECFMJNJUFEUPLPINTPSMFTT5IFBNQMJGJFS input capacitance of about 6pF, plus capacitance of connecting traces or wires and (if used) a socket will cause undesirable circuit performance and even oscillation if these resistances are too high. In circuits requiring high resistances, measure or FTUJNBUFUIFUPUBMTVNQPJOUDBQBDJUBODFNVMUJQMZCZ3JO3GBOE parallel Rf with this value. Capacitors included for this purpose are usually in the single digit pF range. This technique results in equal feedback factor calculations for AC and DC cases. It does not produce a roll off, but merely keeps β constant over BXJEFGSFRVFODZSBOHF1BSBHSBQIPG"QQMJDBUJPO/PUF details suitable stability tests for the nished circuit.

$633&/5-*.*5

For proper operation, the current limit resistor, Rcl, must be connected as shown in the external connection diagram. The NJOJNVNWBMVFJTPINTIPXFWFSGPSPQUJNVNSFMJBCJMJUZ the resistor should be set as high as possible. The maximum practical value is 110 ohms. Current limit values can be predicted as follows:

$$Ilimit = \frac{Vbe}{Rcl}$$

Where Vbe is shown in the CURRENT LIMIT typical graph.

Note that +Vbe should be used to predict current through the +Vs pin, -Vbe for current through the -Vs pin, and that they vary with case temperature. Value of the current limit resistor BUBDBTFUFNQFSBUVSFPGDBOCFFTUJNBUFEBTGPMMPXT

$$Rcl = \frac{0.7}{Ilimit}$$

When the ampli er is current limiting, there may be spurious oscillation present during the current limited portion of the negative half cycle. The frequency of the oscillation is not predictable and depends on the compensation, gain of the ampli er, value of the current limit resistor, and the load. The oscillation will cease as the ampli er comes out of current limit.

4"'&01&3"5*/("3&"

The MOSFET output stage of the PA241 is not limited by second breakdown considerations as in bipolar output stages. However there are still three distinct limitations:

1. Voltage withstand capability of the transistors.
2. Current handling capability of the die metalization.
3. Temperature of the output MOSFETS.

These limitations can be seen in the SOA (see Safe Operating Area graphs). Note that each pulse capability line shows a constant power level (unlike second breakdown limitations where power varies with voltage stress). These lines are shown GPSBDBTFUFNQFSBUVSFPG$BOEDPSSFTQPOEUPUIFSNBM SFTJTUBODFTPG$8GPSUIF1"BOE%'BOE$8 for the PA241DW respectively. Pulse stress levels for other case temperatures can be calculated in the same manner as DC power levels at different temperatures. The output stage is protected against transient yback by the parasitic diodes of the output stage MOSFET structure. However, for protection against sustained high energy yback external fast-recovery diodes must be used.

)&"54*/,*/(

The PA241DF package has a large exposed integrated copper heatslug to which the monolithic ampli er is directly attached. The solder connection of the heatslug to a minimum of 1 square inch foil area on the printed circuit board will result JOUIFSNBMQFSGPSNBODFPG$8KVODUJPOUPBJSSBUJOHPGUIF PA241DF. Solder connection to an area of 1 to 2 square inches is recommended. This may be adequate heatsinking but the large number of variables involved suggest temperature measurements be made on the top of the package. Do not allow UIFUFNQFSBUVSFUPFYDFFE$







FIGURE 1

0[illegible]

Although the PA241 can withstand differential input voltages up to 16V, in some applications additional external protection may be needed. Differential inputs exceeding 16V will be clipped by the protection circuitry. However, if more than a few milliamps of current is available from the overload source, the protection circuitry could be destroyed. For differential sources above 16V, adding series resistance limiting input current to 1mA will prevent damage. Alternatively, 1N4148 signal diodes connected anti-parallel across the input pins is usually sufficient. In more demanding applications where bias current is important, diode connected JFETs such as 2N4416 will be required. See Q1 and Q2 in Figure 1. In either case the differential input voltage will be clamped to 0.7V. This is sufficient overdrive to produce the maximum power bandwidth.

In the case of inverting circuits where the +IN pin is grounded, the diodes mentioned above will also afford protection from excessive common mode voltage. In the case of non-inverting circuits, clamp diodes from each input to each supply will provide protection. Note that these diodes will have substantial reverse bias voltage under normal operation and diode leakage will produce errors.

Some applications will also need over-voltage protection devices connected to the power supply rails. Unidirectional zener diode transient suppressors are recommended. The zeners clamp transients to voltages within the power supply rating and also clamp power supply reversals to ground. Whether the zeners are used or not the system power supply should be evaluated for transient performance including power-on overshoot and power-off polarity reversals as well as line regulation. See Z1 and Z2 in Figure 1.

11-[illegible]

For additional technical information please refer to the following Application Notes:
AN1: General Operating Considerations
AN3: Bridge Circuit Drives
[illegible]%SJWJOHBQBDJUJWF-PBET
AN38: Loop Stability with Reactive Loads

CONTACTING CIRRUS LOGIC SUPPORT

For all Apex Precision Power product questions and inquiries, call toll free 800-546-2739 in North America.
For inquiries via email, please contact apex.support@cirrus.com.
International customers can also request support by contacting their local Cirrus Logic Sales Representative.
To find the one nearest to you, go to www.cirrus.com