

DATASHEET

Description

The 9FGV0831 is a member of IDT's SOC-Friendly 1.8V Very-Low-Power PCIe clock family. The device has 8 output enables for clock management, 2 different spread spectrum levels in addition to spread off and 2 selectable SMBus addresses.

Recommended Application

1.8V PCIe Gen1-2-3 clock generator

Output Features

- 8 100MHz Low-Power (LP) HCSL DIF pair
- 1 1.8V LVCMOS REF output w/Wake-On-LAN (WOL) support


Key Specifications

- DIF cycle-to-cycle jitter <50ps
- DIF output-to-output skew <50ps
- DIF phase jitter is PCIe Gen1-2-3 compliant
- REF phase jitter is < 1.5ps RMS

Features/Benefits

- LP-HCSL outputs; save 16 resistors compared to standard PCIe devices
- 62mW typical power consumption; reduced thermal concerns
- Outputs can optionally be supplied from any voltage between 1.05 and 1.8V; maximum power savings
- OE# pins; support DIF power management
- Programmable Slew rate for each output; allows tuning for various line lengths
- Programmable output amplitude; allows tuning for various application environments
- DIF outputs blocked until PLL is locked; clean system start-up
- Selectable 0%, -0.25% or -0.5% spread on DIF outputs; reduces EMI
- External 25MHz crystal; supports tight ppm with 0 ppm synthesis error
- Configuration can be accomplished with strapping pins;
 SMBus interface not required for device control
- 3.3V tolerant SMBus interface works with legacy controllers
- Selectable SMBus addresses; multiple devices can easily share an SMBus segment
- Space saving 48-pin 6x6 mm VFQFPN; minimal board space


Block Diagram



1



Pin Configuration



48-pin VFQFPN, 6x6 mm, 0.4mm pitch

- vv prefix indicates internal 60KOhm pull down resistor
- v prefix indicates internal 120KOhm pull down resistor
- ^ prefix indicates internal 120KOhm pull up resistor

SMBus Address Selection Table

	SADR	Address	+ Read/Write Bit
State of SADR on first application	0	1101000	Х
of CKPWRGD_PD#	1	1101010	Х

Power Management Table

Ī	CKPWRGD PD#	SMBus		DIFx		REF
	CKFWKGD_FD#	OE bit	OEx#	True O/P	Comp. O/P	INLI
ſ	0	Х	Х	Low	Low	Hi-Z ¹
Ī	1	1	0	Running	Running	Running
ſ	1	0	1	Low	Low	Low

^{1.} REF is Hi-Z until the 1st assertion of CKPWRGD_PD# high. After this, when CKPWRG_PD# is low, REF is Low.

Power Connections

Pin Number		Description	
VDD	VDDIO	GND	Description
5		2	XTAL OSC
6		8	REF Power
12		9	Digital (dirty) Power
20,38	13,21,31,39, 47	22,29,40	DIF outputs
30		29	PLL Analog



Pin Descriptions

PIN#	PIN NAME	TYPE	DESCRIPTION
4	VCC EN +mi	LATCHED	Latched select input to select spread spectrum amount at initial power up:
1	vSS_EN_tri	IN	1 = -0.5% spread, M = -0.25%, 0 = Spread Off
2	GNDXTAL	GND	GND for XTAL
3	X1_25	IN	Crystal input, Nominally 25.00MHz.
4	X2	OUT	Crystal output.
5	VDDXTAL1.8	PWR	Power supply for XTAL, nominal 1.8V
6	VDDREF1.8	PWR	VDD for REF output. nominal 1.8V.
7	vSADR/REF1.8	LATCHED I/O	Latch to select SMBus Address/1.8V LVCMOS copy of X1/REFIN pin
8	GNDREF	GND	Ground pin for the REF outputs.
9	GNDDIG	GND	Ground pin for digital circuitry
10	SCLK_3.3	IN	Clock pin of SMBus circuitry, 3.3V tolerant.
11	SDATA_3.3	I/O	Data pin for SMBus circuitry, 3.3V tolerant.
12	VDDDIG1.8	PWR	1.8V digital power (dirty power)
13	VDDIO	PWR	Power supply for differential outputs
14	vOE0#	IN	Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
15	DIF0	OUT	Differential true clock output
16	DIF0#	OUT	Differential Complementary clock output
17	vOE1#	IN	Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
18	DIF1	OUT	Differential true clock output
19	DIF1#	OUT	Differential Complementary clock output
20	VDD1.8	PWR	Power supply, nominal 1.8V
21	VDDIO	PWR	Power supply for differential outputs
22	GND	GND	Ground pin.
23	DIF2	OUT	Differential true clock output
24	DIF2#	OUT	Differential Complementary clock output
25	vOE2#	IN	Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs
26	DIF3	OUT	Differential true clock output
27	DIF3#	OUT	Differential Complementary clock output
28	vOE3#	IN	Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
29	GNDA	GND	Ground pin for the PLL core.
30	VDDA1.8	PWR	1.8V power for the PLL core.
31	VDDIO	PWR	Power supply for differential outputs
32	DIF4	OUT	Differential true clock output
33	DIF4#	OUT	Differential Complementary clock output
34	vOE4#	IN	Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
35	DIF5	OUT	Differential true clock output
36	DIF5#	OUT	Differential Complementary clock output
37	vOE5#	IN	Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
38	VDD1.8	PWR	Power supply, nominal 1.8V
39	VDDIO	PWR	Power supply for differential outputs




Pin Descriptions (cont.)

PIN#	PIN NAME	TYPE	DESCRIPTION
40	GND	GND	Ground pin.
41	DIF6	OUT	Differential true clock output
42	DIF6#	OUT	Differential Complementary clock output
43	3 vOE6# IN		Active low input for enabling DIF pair 6. This pin has an internal pull-down.
43	VOE0#	IIN	1 =disable outputs, 0 = enable outputs
44	DIF7	OUT	Differential true clock output
45	DIF7#	OUT	Differential Complementary clock output
46	vOE7#	IN	Active low input for enabling DIF pair 7. This pin has an internal pull-down.
40	VOE /#	IIN	1 =disable outputs, 0 = enable outputs
47	VDDIO	PWR	Power supply for differential outputs
			Input notifies device to sample latched inputs and start up on first high
48	^CKPWRGD_PD#	IN	assertion. Low enters Power Down Mode, subsequent high assertions exit
			Power Down Mode. This pin has internal pull-up resistor.




Test Loads




Alternate Differential Output Terminations

Rs	Zo	Units
33	100	Ohms
27	85	Offilis



Alternate Terminations



Driving LVDS inputs

Driving LVDS inputs							
	,	Value					
	Receiver has	Receiver does not					
Component	termination	have termination	Note				
R7a, R7b	10K ohm	140 ohm					
R8a, R8b	5.6K ohm	75 ohm					
Cc	0.1 uF	0.1 uF					
Vcm	1.2 volts	1.2 volts					



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9FGV0831. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDxx	Applies to all VDD pins	-0.5		2.5	V	1,2
Input Voltage	V_{IN}		-0.5		V _{DD} +0.5V	V	1, 3
Input High Voltage, SMBus	V_{IHSMB}	SMBus clock and data pins			3.6V	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Current Consumption

TA = T_{AMB}: Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

TA = TAMB; Supply Voltages per hormal operation conditions, See Test Loads for Loading Conditions								
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES	
	I _{DDAOP}	VDDA, All outputs active @100MHz		6	9	mA		
Operating Supply Current	I _{DDOP}	All VDD, except VDDA and VDDIO, All outputs active @100MHz		12	15	mA		
	I _{DDIOOP}	VDDIO, All outputs active @100MHz		28	36	mA		
Wake-on-LAN Current	I _{DDAPD}	VDDA, DIF outputs off, REF output running		0.4	1	mA	2	
(CKPWRGD_PD# = '0' Byte 3, bit 5 = '1')	I _{DDPD}	All VDD, except VDDA and VDDIO, DIF outputs off, REF output running		5.5	9	mA	2	
Byte 3, bit 5 = 1)	I _{DDIOPD}	VDDIO, DIF outputs off, REF output running		0.04	0.1	mA	2	
Powerdown Current	I _{DDAPD}	VDDA, all outputs off		0.4	1	mA		
(CKPWRGD_PD# = '0' Byte 3, bit 5 = '0')	I _{DDPD}	All VDD, except VDDA and VDDIO, all outputs off		0.6	1	mA		
	I _{DDIOPD}	VDDIO, all outputs off		0.0003	0.1	mA		

¹ Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-DIF Output Duty Cycle, Jitter, and Skew Characteristics

 $TA = T_{AMB}$; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Duty Cycle	t _{DC}	Measured differentially, PLL Mode	45	49.9	55	%	1,2
Skew, Output to Output	t _{sk3}	Averaging on, $V_T = 50\%$		37	50	ps	1,2
Jitter, Cycle to cycle	t _{jcyc-cyc}			12	50	ps	1,2

 $^{^1\}mbox{Guaranteed}$ by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 2.5V.

² This is the current required to have the REF output running in Wake-on-LAN mode (Byte 3, bit 5 = 1)

² Measured from differential waveform



Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating Conditions

TA = T_{AMB}: Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

· · · · AIVID, · · · · · · · · · · · · · · · · · · ·		poration conditione, God root Loads for Loading Con					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDxx	Supply voltage for core, analog and single-ended LVCMOS outputs	1.7	1.8	1.9	٧	
Output Supply Voltage	VDDIO	Supply voltage for differential Low Power Outputs	0.9975	1.05-1.8	1.9	٧	
Ambient Operating	T _{AMB}	Commmercial range	0	25	70	°C	
Temperature	I AMB	Industrial range	-40	25	85	°C	
Input High Voltage	V_{IH}	Single-ended inputs, except SMBus	0.75 V _{DD}		$V_{DD} + 0.3$	V	
Input Mid Voltage	V_{IM}	Single-ended tri-level inputs ('_tri' suffix)	$0.4~V_{DD}$	$0.5 V_{DD}$	$0.6 V_{DD}$	٧	
Input Low Voltage	V_{IL}	Single-ended inputs, except SMBus	-0.3		0.25 V _{DD}	V	
Output High Voltage	V _{IH}	Single-ended outputs, except SMBus. I _{OH} = -2mA	V _{DD} -0.45			V	
Output Low Voltage	V _{IL}	Single-ended outputs, except SMBus. I _{OL} = -2mA			0.45	V	
	I _{IN}	Single-ended inputs, V _{IN} = GND, V _{IN} = VDD	-5		5	uA	
Inner de Command		Single-ended inputs					
Input Current	I _{INP}	$V_{IN} = 0 \text{ V}$; Inputs with internal pull-up resistors	-200		200	uA	
		V _{IN} = VDD; Inputs with internal pull-down resistors					
Input Frequency	F _{in}	XTAL, or X1 input	23	25	27	MHz	
Pin Inductance	L_{pin}	·			7	nΗ	1
	C _{IN}	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C _{OUT}	Output pin capacitance			6	pF	1
Oll Orability arises	T _{STAB}	From V _{DD} Power-Up and after input clock		0.0	4.0	ms	4.0
Clk Stabilization		stabilization or de-assertion of PD# to 1st clock		0.6	1.8		1,2
SS Modulation Frequency	f _{MOD}	Allowable Frequency	30	31.6	33	kHz	1
33 Modulation Frequency	MOD	(Triangular Modulation)	30	31.0	33	KI IZ	ı
OE# Latency	t _{LATOE#}	DIF start after OE# assertion	1	3	3	clocks	1,3
	*LATOE#	DIF stop after OE# deassertion				0.00.00	.,0
Tdrive_PD#	t _{DRVPD}	DIF output enable after		20	300	us	1,3
T (.)		PD# de-assertion			-		0
Tfall	t _F	Fall time of single-ended control inputs			5	ns	2
Trise	t _R	Rise time of single-ended control inputs			5	ns	2
SMBus Input Low Voltage	V _{ILSMB}	$V_{DDSMB} = 3.3V$, see note 4 for $V_{DDSMB} < 3.3V$			0.6	V	
SMBus Input High Voltage	V _{IHSMB}	$V_{DDSMB} = 3.3V$, see note 5 for $V_{DDSMB} < 3.3V$	2.1		3.6	V	4
SMBus Output Low Voltage	V _{OLSMB}	@ I _{PULLUP}			0.4	V	
SMBus Sink Current	I _{PULLUP}	@ V _{OL}	4			mA	
Nominal Bus Voltage	$V_{\rm DDSMB}$		1.7		3.6	V	
SCLK/SDATA Rise Time	t _{RSMB}	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t _{FSMB}	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f _{MAXSMB}	Maximum SMBus operating frequency			400	kHz	1

¹ Guaranteed by design and characterization, not 100% tested in production.

² Control input must be monotonic from 20% to 80% of input swing.

³ Time from deassertion until outputs are >200 mV

 $^{^4}$ For $V_{\text{DDSMB}} < 3.3 \text{V}, \; V_{\text{IHSMB}} >= 0.65 \text{xV}_{\text{DDSMB}}$



Electrical Characteristics-DIF Low Power HCSL Outputs

TA = T_{AMB}: Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

Alvib, Cappi, Canages por manual operations, cost cost cost cost cost cost cost cost								
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES	
Slew rate	Trf	Scope averaging on fast setting	1.8	2.7	4.4	V/ns	1,2,3	
Siew rate	1 [1	Scope averaging on slow setting	1.4	2.1	3.4	V/ns	1,2,3	
Slew rate matching	∆Trf	Slew rate matching, Scope averaging on		4	20	%	1,2,4	
Voltage High	V _{HIGH}	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	660	793	850	mV	7	
Voltage Low	V_{LOW}	averaging on)		16	150	""	7	
Max Voltage	Vmax	Measurement on single ended signal using		831	1150	mV	7	
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	-95		IIIV	7	
Vswing	Vswing	Scope averaging off	300	1555		mV	1,2,7	
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	429	550	mV	1,5,7	
Crossing Voltage (var)	Δ-Vcross	Scope averaging off		12	140	mV	1,6,7	

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-DIF Output Phase Jitter Parameters

 $TA = T_{AMB}$; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	IND. LIMIT	UNITS	Notes
	t _{jphPCleG1}	PCIe Gen 1		25	35	86	ps (p-p)	1,2,3
	t _{jphPCleG2}	PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.9	1.1	3	ps (rms)	1,2,3
Phase Jitter, PLL Mode ⁴		PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		1.6	1.9	3.1	ps (rms)	1,2,3
Triase sitter, i LL ivioue	t _{jphPCleG3}	PCIe Gen 3 Common Clock Architecture (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)		0.36	0.5	1	ps (rms)	1,2,3
	t _{jphPCleG3SRn} S	PCIe Gen 3 Separate Reference No Spread (SRnS) (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)		0.36	0.5	0.7	ps (rms)	1,2,3

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus amplitude settings.

² See http://www.pcisig.com for complete specs

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

⁴ Applies to all differential outputs



Electrical Characteristics-REF

 $TA = T_{AMB}$; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
Long Accuracy	ppm	see Tperiod min-max values		0		ppm	1,2
Clock period	T _{period}	25 MHz output		40		ns	2
Rise/Fall Slew Rate	t _{rf1}	Byte 3 = 1F, 20% to 80% of VDDREF	0.6	1	1.6	V/ns	1
Rise/Fall Slew Rate	t _{rf1}	Byte 3 = 5F, 20% to 80% of VDDREF	0.9	1.4	2.2	V/ns	1,3
Rise/Fall Slew Rate	t _{rf1}	Byte 3 = 9F, 20% to 80% of VDDREF	1.1	1.7	2.7	V/ns	1
Rise/Fall Slew Rate	t _{rf1}	Byte 3 = DF, 20% to 80% of VDDREF	1.1	1.8	2.9	V/ns	1
Duty Cycle	d _{t1X}	$V_T = VDD/2 V$	45	49.1	55	%	1,4
Duty Cycle Distortion	d _{tcd}	$V_T = VDD/2 V$	0	2	4	%	1,5
Jitter, cycle to cycle	t _{jcyc-cyc}	$V_T = VDD/2 V$		19.1	250	ps	1,4
Noise floor	t _{jdBc1k}	1kHz offset		-129.8	-105	dBc	1,4
Noise floor	t _{jdBc10k}	10kHz offset to Nyquist		-143.6	-115	dBc	1,4
Jitter, phase	t _{jphREF}	12kHz to 5MHz		0.63	1.5	ps (rms)	1,4

¹Guaranteed by design and characterization, not 100% tested in production.

Clock Periods-Differential Outputs with Spread Spectrum Disabled

			Measurement Window							
	Comton	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
SSC OFF	Center Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	100.00	9.94900		9.99900	10.00000	10.00100		10.05100	ns	1,2

Clock Periods-Differential Outputs with Spread Spectrum Enabled

				Me	easurement W	indow				
	Center	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
SSC ON	Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns	1,2

¹Guaranteed by design and characterization, not 100% tested in production.

² All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REF is trimmed to 25.00 MHz

³ Default SMBus Value

⁴ When driven by a crystal.

⁵ When driven by an external oscillator via the X1 pin, X2 should be floating.

² All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REF is trimmed to 25.00 MHz



General SMBus Serial Interface Information

How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Blo	ock \	Write Operation
Control	ler (Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave	Address		
WR	WRite		
			ACK
Beginnin	g Byte = N		
			ACK
Data Byte	Count = X		
			ACK
Beginni	ng Byte N		
			ACK
0		×	
0		X Byte	0
0		Ф	0
			0
Byte N	N + X - 1		
			ACK
Р	stoP bit		

Note: SMBus address is latched on SADR pin.

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block F	Read C	peration
Co	ntroller (Host)		IDT (Slave/Receiver)
Т	starT bit		
SI	ave Address		
WR	WRite		
			ACK
Begi	nning Byte = N		
			ACK
RT	Repeat starT		
SI	ave Address		
RD	ReaD		
			ACK
			Data Byte Count=X
	ACK		
			Beginning Byte N
	ACK		
		ē	0
	0	X Byte	0
	0	×	0
	0		
			Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		



SMBus Table: Output Enable Register ¹

Byte 0	Name	Control Function	Туре	0	1	Default
Bit 7	DIF OE7	Output Enable	RW	Low/Low	Enabled	1
Bit 6	DIF OE6	Output Enable	RW	Low/Low	Enabled	1
Bit 5	DIF OE5	Output Enable	RW	Low/Low	Enabled	1
Bit 4	DIF OE4	Output Enable	RW	Low/Low	Enabled	1
Bit 3	DIF OE3	Output Enable	RW	Low/Low	Enabled	1
Bit 2	DIF OE2	Output Enable	RW	Low/Low	Enabled	1
Bit 1	DIF OE1	Output Enable	RW	Low/Low	Enabled	1
Bit 0	DIF OE0	Output Enable	RW	Low/Low	Enabled	1

^{1.} A low on these bits will overide the OE# pin and force the differential output Low/Low

SMBus Table: SS Readback and Control Register

Byte 1	Name	Control Function	Туре	0	1	Default
Bit 7	SSENRB1	SS Enable Readback Bit1	R	00' for SS_EN_tri =	0, '01' for SS_EN_tri	Latch
Bit 6	SSENRB1	SS Enable Readback Bit0	R	= 'M', '11 for S	S_EN_tri = '1'	Latch
Bit 5	SSEN_SWCNTRL	Enable SW control of SS	RW		Values in B1[4:3] control SS amount.	0
Bit 4	SSENSW1	SS Enable Software Ctl Bit1	RW ¹	00' = SS Off, '0	1' = -0.25% SS,	0
Bit 3	SSENSW0	SS Enable Software Ctl Bit0	RW ¹	'10' = Reserved	, '11'= -0.5% SS	0
Bit 2		Reserved				1
Bit 1	AMPLITUDE 1	Controls Output Amplitude	RW	00 = 0.6V	01 = 0.7V	1
Bit 0	AMPLITUDE 0	Controls Output Amplitude	RW	10= 0.8V	11 = 0.9V	0

^{1.} B1[5] must be set to a 1 for these bits to have any effect on the part.

SMBus Table: DIF Slew Rate Control Register

Byte 2	Name	Control Function	Туре	0	1	Default
Bit 7	SLEWRATESEL DIF7	Adjust Slew Rate of DIF7	RW	Slow Setting	Fast Setting	1
Bit 6	SLEWRATESEL DIF6	Adjust Slew Rate of DIF6	RW	Slow Setting	Fast Setting	1
Bit 5	SLEWRATESEL DIF5	Adjust Slew Rate of DIF5	RW	Slow Setting	Fast Setting	1
Bit 4	SLEWRATESEL DIF4	Adjust Slew Rate of DIF4	RW	Slow Setting	Fast Setting	1
Bit 3	SLEWRATESEL DIF3	Adjust Slew Rate of DIF3	RW	Slow Setting	Fast Setting	1
Bit 2	SLEWRATESEL DIF2	Adjust Slew Rate of DIF2	RW	Slow Setting	Fast Setting	1
Bit 1	SLEWRATESEL DIF1	Adjust Slew Rate of DIF1	RW	Slow Setting	Fast Setting	1
Bit 0	SLEWRATESEL DIF0	Adjust Slew Rate of DIF0	RW	Slow Setting	Fast Setting	1

SMBus Table: Nominal Vhigh Amplitude Control/ REF Control Register

Byte 3	Name	Control Function	Type	0	1	Default
Bit 7	REF	Slew Rate Control	RW	00 = Slowest	01 = Slow	0
Bit 6	IXLI	Siew Rate Control		10 = Fast	11 = Faster	1
Bit 5	REF Power Down Function	Wake-on-Lan Enable for REF	RW	REF does not run in Power Down	REF runs in Power Down	0
Bit 4	REF OE	REF Output Enable	RW	Low	Enabled	1
Bit 3		Reserved				1
Bit 2		Reserved				1
Bit 1	Reserved					1
Bit 0		Reserved	·			1

Byte 4 is Reserved



SMBus Table: Revision and Vendor ID Register

Byte 5	Name	Control Function	Type	0	1	Default
Bit 7	RID3		R			0
Bit 6	RID2	Revision ID	R	C rev =	0	
Bit 5	RID1		R	C lev -	0	
Bit 4	RID0		R		1	
Bit 3	VID3		R		0	
Bit 2	VID2	VENDOR ID	R	0001 = IDT		0
Bit 1	VID1	VENDOR ID	R			0
Bit 0	VID0		R			1

SMBus Table: Device Type/Device ID

Byte 6	Name	Control Function	Туре	0	1	Default
Bit 7	Device Type1	Device Type	R 00 = FGx, 01 = DBx ZDB/FOE		DBx ZDB/FOB,	0
Bit 6	Device Type0	Device Type	R	10 = DMx, 1	0	
Bit 5	Device ID5		R		0	
Bit 4	Device ID4	1	R		0	
Bit 3	Device ID3	Device ID	R	001000 bina	ny or 08 hay	1
Bit 2	Device ID2	Device ib	R	00 1000 billa	0	
Bit 1	Device ID1		R			0
Bit 0	Device ID0	7	R			0

SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Type	0	1	Default
Bit 7	Reserved				0	
Bit 6	Reserved					0
Bit 5	Reserved				0	
Bit 4	BC4		RW			0
Bit 3	BC3		RW	Writing to this regist	er will configure how	1
Bit 2	BC2	Byte Count Programming	RW	many bytes will be r	read back, default is	0
Bit 1	BC1		RW	= 8 b	ytes.	0
Bit 0	BC0		RW			0

Recommended Crystal Characteristics (3225 package)

PARAMETER	VALUE	UNITS	NOTES
Frequency	25	MHz	1
Resonance Mode	Fundamental	1	1
Frequency Tolerance @ 25°C	±20	PPM Max	1
Frequency Stability, ref @ 25°C Over Operating Temperature Range	±20	PPM Max	1
Temperature Range (commerical)	0~70	°C	1
Temperature Range (industrial)	-40~85	°C	2
Equivalent Series Resistance (ESR)	50	Ω Max	1
Shunt Capacitance (C _O)	7	pF Max	1
Load Capacitance (C _L)	8	pF Max	1
Drive Level	0.3	mW Max	1
Aging per year	±5	PPM Max	1

Notes:

- 1. IDT 603-25-150JA4C or FOX 603-25-150.
- 2. For I-temp, IDT 603-25-150JA4I or FOX 603-25-261.



Thermal Characteristics

PARAMETER	SYMBOL	CONDITIONS	PKG	TYP.	UNITS	NOTES
	θ_{JC}	Junction to Case	NDG48	33	°C/W	1
	θ_{Jb}	Junction to Base		2.1	°C/W	1
Thermal Resistance	θ_{JA0}	Junction to Air, still air		37	°C/W	1
Theimai nesistance	θ_{JA1}	Junction to Air, 1 m/s air flow		30	°C/W	1
	θ_{JA3}	Junction to Air, 3 m/s air flow		27	°C/W	1
	θ_{JA5}	Junction to Air, 5 m/s air flow		26	°C/W	1

¹ePad soldered to board

Marking Diagrams






Notes:

- 1. Line 2 is the truncated part number.
- 2. "L" denotes RoHS compliant package.
- 3. "I" denotes industrial temperature grade.
- 4. "YYWW" is the last two digits of the year and week that the part was assembled.
- 5. "COO" denotes country of origin.
- 6. "LOT" is the lot number.



Package Outline and Package Dimensions (NDG48, 48-pin VFQFPN)



	Millimeters			
Symbol	Min	Max		
А	0.8	1.0		
A1	0	0.05		
A3	0.20 Re	eference		
b	0.18	0.3		
е	0.40 E	0.40 BASIC		
D x E BASIC	6.00 >	6.00		
D2 MIN./MAX.	3.95	4.25		
E2 MIN./MAX.	3.95	4.25		
L MIN./MAX.	0.30	0.50		
N _D	12			
N _E	12			

Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature
9FGV0831CKLF	Trays	48-pin VFQFPN	0 to +70° C
9FGV0831CKLFT	Tape and Reel	48-pin VFQFPN	0 to +70° C
9FGV0831CKILF	Trays	48-pin VFQFPN	-40 to +85° C
9FGV0831CKILFT	Tape and Reel	48-pin VFQFPN	-40 to +85° C

[&]quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

[&]quot;C" is the device revision designator (will not correlate with the datasheet revision).



Revision History

Rev.	Issue Date	Intiator	Description	Page #
А	8/14/2012	RDW	 Changed Description, Recommended Application and DS title to say "Clock Generator" instead of "Frequency Generator" Changed Output Features text. Cleaned up the Test Load Diagrams and merged with Alternate Terminations Diagram Updated electrical tables with char data, removed "Clock Periods-Single-ended Outputs" table which was redundant. Changed integration range for phase jitter calculation of REF from "12kHz to 20MHz" to "12kHz to 5MHz" Corrected Byte 6 Added Thermal Data and Recommended Crystal tables Move to final 	1,5-9,12, 13-15
В	10/3/2012	RDW	Pin description for pin named "VDDREF1.8" is unclear due to typographical error. The pin description for pin with this name is currently, VDD for REF output. 1.8V nominal 3.3V. The correct description should be "VDD for REF output. nominal 1.8V."	3
С	1/7/2013	АТ	1. Added SADR column to SMBus Address Selection table. 2. Changed VIH min. from 0.65*VDD to 0.75*VDD, VIM min. from 0.35*VDD to 0.4*VDD and max. from 0.65*VDD to 0.6*VDD, and VIL max. from 0.35*VDD to 0.25*VDD	Various
D	2/4/2013	RDW	Corrected XTAL OSC GND from pin 1 to pin 2 in the Power Connections Table.	2
E	10/15/2013	S.Lou	Corrected typo in ordering information part number for I-temp T&R orderable.	14
F	3/31/2014	RDW	1. Numerous, minor corrections to electrical tables, added REF output Vhigh and Vlow specification.	Various
G	7/7/2014	RDW	 Updated block diagram to latest format. Removed red highlighting of certain VDD pins. Updated IDD tables to break out Idd Suspend current. Total current did not change. General description updated to latest standard. Byte 6 b(7:6) description updated. 	Various
Н	9/29/2014	RDW	1. Updated front page text and block diagram. 2. Updated pin out to remove references to VDD Suspend pins. Using the part with collapsible power supplies did not save power and complicated board design. NO pins were changed. 3. Updated SMBus Descriptions 4. Simplified footnote 2 on PPM table. 5. Updated all electrical tables to latest format.	Various



Corporate Headquarters 6024 Silver Creek Valley Road

San Jose, CA 95138 USA

Sales

1-800-345-7015 or 408-284-8200

Fax: 408-284-2775 www.IDT.com

Tech Support

email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2014 Integrated Device Technology, Inc.. All rights reserved.