PRELIMINARY

CYBLE-214015-01

EZ-BLE™ PSoC® Bluetooth 4.2 Module

General Description

The Cypress CYBLE-214015-01 is a fully certified and qualified module supporting Bluetooth[®] Low Energy (BLE) wireless communication. The CYBLE-214015-01 is a turnkey solution and includes onboard crystal oscillators, trace antenna, passive components, and the Cypress PSoC[®] 4 BLE. Refer to the PSoC[®] 4 BLE datasheet for additional details on the capabilities of the PSoC 4 BLE device used on this module.

The EZ-BLETM PSoC[®] module is a scalable and reconfigurable platform architecture. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The CYBLE-214015-01 also includes digital programmable logic, high-performance analog-to-digital conversion (ADC), opamps with comparator mode, and standard communication and timing peripherals.

The CYBLE-214015-01 includes a royalty-free BLE stack compatible with Bluetooth 4.2 and provides up to 25 GPlOs in a small 11 \times 11 \times 1.80 mm package. The CYBLE-214015-01 is drop-in compatible with the CYBLE-014008-00 and CYBLE-214009-00 EZ-BLE Modules.

The CYBLE-214015-01 is a complete solution and an ideal fit for applications seeking a highly integrated BLE wireless solution.

Module Description

- Module size: 11.0 mm × 11.0 mm × 1.80 mm (with shield)
- Drop-in compatible with CYBLE-014008-00 and CYBLE-214009-00
- 256-KB flash memory, 32-KB SRAM memory
- Up to 25 GPIOs configurable as open drain high/low, pull-up/pull-down, HI-Z analog, HI-Z digital, or strong output
- Bluetooth 4.2 qualified single-mode module
 - □ QDID: 79480
 - □ Declaration ID: D029646
- Certified to FCC, CE, MIC, KC, and IC regulations
- Industrial temperature range: -40 °C to +85 °C
- 32-bit processor (0.9 DMIPS/MHz) with single-cycle 32-bit multiply, operating at up to 48 MHz
- Watchdog timer with dedicated internal low-speed oscillator (ILO)
- Two-pin SWD for programming

Power Consumption

- TX output power: -18 dbm to +3 dbm
- Received signal strength indicator (RSSI) with 1-dB resolution
- TX current consumption of 15.6 mA (radio only, 0 dbm)
- RX current consumption of 16.4 mA (radio only)

- Low power mode support
 - □ Deep Sleep: 1.3 µA with watch crystal oscillator (WCO) on
 - ☐ Hibernate: 150 nA with SRAM retention
 - ☐ Stop: 60 nA with XRES wakeup

Programmable Analog

- Four opamps with reconfigurable high-drive external and high-bandwidth internal drive, comparator modes, and ADC input buffering capability; can operate in Deep-Sleep mode
- 12-bit, 1-Msps SAR ADC with differential and single-ended modes; channel sequencer with signal averaging
- Two current DACs (IDACs) for general-purpose or capacitive sensing applications on any pin
- One low-power comparator that operate in Deep-Sleep mode

Programmable Digital

- Four programmable logic blocks called universal digital blocks, (UDBs), each with eight macrocells and datapath
- Cypress-provided peripheral Component library, user-defined state machines, and Verilog input

Capacitive Sensing

- Cypress CapSense Sigma-Delta (CSD) provides best-in-class SNR (> 5:1) and liquid tolerance
- Cypress-supplied software component makes capacitive-sensing design easy
- Automatic hardware-tuning algorithm (SmartSenseTM)

Segment LCD Drive

- LCD drive supported on all GPIOs (common or segment)
- Operates in Deep-Sleep mode with four bits per pin memory

Serial Communication

■ Two independent runtime reconfigurable serial communication blocks (SCBs) with I²C, SPI, or UART functionality

Timing and Pulse-Width Modulation

- Four 16-bit timer, counter, pulse-width modulator (TCPWM) blocks
- Center-aligned, Edge, and Pseudo-random modes
- Comparator-based triggering of Kill signals for motor drive and other high-reliability digital logic applications

Up to 25 Programmable GPIOs

■ Any GPIO pin can be CapSense, LCD, analog, or digital

Cypress Semiconductor Corporation
Document Number: 002-15923 Rev. *B

198 Champion Court

San Jose, CA 95134-1709 •

408-943-2600

Revised December 15, 2016



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right module for your design, and to help you to quickly and effectively integrate the module into your design.

- Overview: EZ-BLE Module Portfolio, Module Roadmap
- EZ-BLE PSoC Product Overview
- PSoC 4 BLE Silicon Datasheet
- Application notes: Cypress offers a number of BLE application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with EZ-BLE modules are:
 - □ AN96841 Getting Started with EZ-BLE Module
- □ AN94020 Getting Started with PSoC® 4 BLE
- □ AN97060 PSoC® 4 BLE and PRoC™ BLE Over-The-Air (OTA) Device Firmware Upgrade (DFU) Guide
- □ AN91162 Creating a BLE Custom Profile
- □ AN91184 PSoC 4 BLE Designing BLE Applications
- □ AN92584 Designing for Low Power and Estimating Battery Life for BLE Applications
- □ AN85951 PSoC® 4 CapSense® Design Guide
- □ AN95089 PSoC® 4/PRoC™ BLE Crystal Oscillator Selection and Tuning Techniques
- □ AN91445 Antenna Design and RF Layout Guidelines
- Technical Reference Manual (TRM):
 - □ PSoC® 4 BLE Technical Reference Manual
 - □ PSOC(R) 4 BLE Registers Technical Reference Manual

■ Knowledge Base Articles

- □ KBA210574 RF Regulatory Certifications for CY-BLE-014008-00, CYBLE-214009-00, and CY-BLE-214015-01 EZ-BLE™ PSoC® Modules
- □ KBA216236 Pin Mapping Differences Between the EZ-BLE[™] PSoC® Evaluation Board (CYBLE-214015-EVAL) and the BLE Pioneer Kit (CY8CKIT-042-BLE)
- □ KBA97095 EZ-BLE™ Module Placement
- □ KBA213976 FAQ for BLE and Regulatory Certifications with EZ-BLE modules
- □ KBA210802 Queries on BLE Qualification and Declaration Processes

■ Development Kits:

- CYBLE-214015-EVAL, CYBLE-214015-01 Evaluation Board
- □ CY8CKIT-042-BLE, Bluetooth® Low Energy (BLE) Pioneer Kit
- □ CY8CKIT-002, PSoC® MiniProg3 Program and Debug Kit
- Test and Debug Tools:
- □ CYSmart, Bluetooth® LE Test and Debug Tool (Windows)
- □ CYSmart Mobile, Bluetooth[®] LE Test and Debug Tool (Android/iOS Mobile App)

Two Design Environments to Get You Started Quickly

PSoC[®] Creator™ Integrated Design Environment (IDE)

PSoC Creator is an Integrated Design Environment (IDE) that enables concurrent hardware and firmware editing, compiling and debugging of PSoC 3, PSoC 4, PSoC 5LP, PSoC 4 BLE, PRoC BLE and EZ-BLE module systems with no code size limitations. PSoC peripherals are designed using schematic capture and simple graphical user interface (GUI) with over 120 pre-verified, production-ready PSoC Components™.

PSoC Components are analog and digital "virtual chips," represented by an icon that users can drag-and-drop into a design and configure to suit a broad array of application requirements.

Bluetooth Low Energy Component

The Bluetooth Low Energy Component inside PSoC Creator provides a comprehensive GUI-based configuration window that lets you quickly design BLE applications. The Component incorporates a Bluetooth Core Specification v4.2 compliant BLE protocol stack and provides API functions to enable user applications to interface with the underlying Bluetooth Low Energy Sub-System (BLESS) hardware via the stack.

EZ-Serial™ BLE Firmware Platform

The EZ-Serial Firmware Platform provides a simple way to access the most common hardware and communication features needed in BLE applications. EZ-Serial implements an intuitive API protocol over the UART interface and exposes various status and control signals through the module's GPIOs, making it easy to add BLE functionality quickly to existing designs.

Use a simple serial terminal and evaluation kit to begin development without requiring an IDE. Refer to the EZ-Serial webpage for User Manuals and instructions for getting started as well as detailed reference materials.

EZ-BLE modules are pre-flashed with the EZ-Serial Firmware Platform. If you do not have EZ-Serial pre-loaded on your module, you can download each EZ-BLE module's firmware images on the EZ-Serial webpage.

Technical Support

- Frequently Asked Questions (FAQs): Learn more about our BLE ECO System.
- Forum: See if your question is already answered by fellow developers on the PSoC 4 BLE and PRoC BLE forums.
- Visit our support page and create a technical support case or contact a local sales representatives. If you are in the United States, you can talk to our technical support team by calling our toll-free number: +1-800-541-4736. Select option 2 at the prompt.







Contents

Overview	4
Module Description	4
Pad Connection Interface	6
Recommended Host PCB Layout	7
Digital and Analog Capabilities and Connections	9
Power Supply Connections and Recommended Exter	
Components	
Connection Options	11
External Component Recommendation	
Critical Components List	14
Antenna Design	14
Electrical Specification	15
GPIO	17
XRES	18
Analog Peripherals	18
Digital Peripherals	22
Serial Communication	24
Memory	25
System Resources	25
Environmental Specifications	31
Environmental Compliance	31
RF Certification	
Environmental Conditions	31
ESD and FMI Protection	31

Regulatory Information	32
FCC	32
Industry Canada (IC) Certification	33
European R&TTE Declaration of Conformity	
MIC Japan	34
KC Korea	34
Packaging	35
Ordering Information	37
Part Numbering Convention	37
Acronyms	38
Document Conventions	40
Units of Measure	40
Document History Page	41
Sales, Solutions, and Legal Information	42
Worldwide Sales and Design Support	42
Products	42
PSoC® Solutions	42
Cypress Developer Community	42
Technical Support	42



Overview

Module Description

The CYBLE-214015-01 module is a complete module designed to be soldered to the main host board.

Module Dimensions and Drawing

Cypress reserves the right to select components (including the appropriate BLE device) from various vendors to achieve the BLE module functionality. Such selections will guarantee that all height restrictions of the component area are maintained. Designs should be completed with the physical dimensions shown in the mechanical drawings in Figure 1 on page 5. All dimensions are in millimeters (mm).


Table 1. Module Design Dimensions

Dimension Item	Specification	
Module dimensions	Length (X)	11.00 ± 0.15 mm
Module difficults	Width (Y)	11.00 ± 0.15 mm
Antenna location dimensions	Length (X)	11.00 ± 0.15 mm
Antenna location dimensions	Width (Y)	4.62 ± 0.15 mm
PCB thickness	Height (H)	0.80 ± 0.10 mm
Shield height	Height (H)	1.00 ± 0.10 mm
Maximum component height	Height (H)	1.00 mm typical (shield)
Total module thickness (bottom of module to highest component)	Height (H)	1.80 mm typical

See Figure 1 on page 5 for the mechanical reference drawing for CYBLE-214015-01.



Figure 1. Module Mechanical Drawing



Note

^{1.} No metal should be located beneath or above the antenna area. Only bare PCB material should be located beneath the antenna area. For more information on recommended host PCB layout, see Figure 3 on page 6, Figure 4 and Figure 5 on page 7, and Figure 6 and Table 3 on page 8.



Pad Connection Interface

As shown in the bottom view of Figure 1 on page 5, the CYBLE-214015-01 connects to the host board via solder pads on the back of the module. Table 2 and Figure 2 detail the solder pad length, width, and pitch dimensions of the CYBLE-214015-01 module.

Table 2. Solder Pad Connection Description

Name	Connections	Connection Type	Pad Length Dimension	Pad Width Dimension	Pad Pitch
SP	32	Solder Pads	Pad9/Pad24: 0.74 mm All Others: 0.79 mm	0.41 mm	0.66 mm


7 0.79 10.74 1.21

Figure 2. Solder Pad Dimensions (Seen from Bottom)

To maximize RF performance, the host layout should follow these recommendations:

- The ideal placement of the Cypress BLE module is in a corner of the host board with the antenna located on the edge of the host board. This placement minimizes the additional recommended keep-out area stated in item 2. Refer to AN96841 for module placement best practices.
- 2. To maximize RF performance, the area immediately around the Cypress BLE module trace antenna should contain an additional keep-out area, where no grounding or signal traces are contained. The keep-out area applies to all layers of the host board. The recommended dimensions of the host PCB keep-out area are shown in Figure 3 (dimensions are in mm).

Figure 3. Recommended Host PCB Keep-Out Area Around the CYBLE-214015-01 Trace Antenna






Recommended Host PCB Layout


Figure 4 through Figure 6 and Table 3 provide details that can be used for the recommended host PCB layout pattern for the CYBLE-214015-01. Dimensions are in millimeters unless otherwise noted. Pad length of 0.99 mm (0.494 mm from center of the pad on either side) shown in Figure 6 is the minimum recommended host pad length. The host PCB layout pattern can be completed using either Figure 4, Figure 5, or Figure 6. It is not necessary to use all figures to complete the host PCB layout pattern.

Figure 4. Host Layout Pattern for CYBLE-214015-01



Top View (Seen on Host PCB)

Figure 5. Module Pad Location from Origin



Top View (Seen on Host PCB)




Table 3 provides the center location for each solder pad on the CYBLE-214015-01. All dimensions are referenced to the center of the solder pad. Refer to Figure 6 for the location of each module solder pad.


Table 3. Module Solder Pad Location

Solder Pad (Center of Pad)	Location (X,Y) from Orign (mm)	Dimension from Orign (mils)
1	(0.30, 4.83)	(11.81, 190.16)
2	(0.30, 5.49)	(11.81, 216.14)
3	(0.30, 6.15)	(11.81, 242.13)
4	(0.30, 6.81)	(11.81, 268.11)
5	(0.30, 7.47)	(11.81, 294.09)
6	(0.30, 8.13)	(11.81, 320.08)
7	(0.30, 8.79)	(11.81, 346.06)
8	(0.30, 9.45)	(11.81, 372.05)
9	(0.27, 10.11)	(10.63, 398.03)
10	(1.21, 10.70)	(47.64, 421.26)
11	(1.87, 10.70)	(73.62, 421.26)
12	(2.53, 10.70)	(99.61, 421.26)
13	(3.19, 10.70)	(125.59, 421.26)
14	(3.85, 10.70)	(151.57, 421.26)
15	(4.51, 10.70)	(177.56, 421.26)
16	(5.17, 10.70)	(203.54, 421.26)
17	(5.84, 10.70)	(229.92, 421.26)
18	(6.50, 10.70)	(255.91, 421.26)
19	(7.16, 10.70)	(281.89, 421.26)
20	(7.82, 10.70)	(307.87, 421.26)
21	(8.48, 10.70)	(333.86, 421.26)
22	(9.14, 10.70)	(359.84, 421.26)
23	(9.80, 10.70)	(385.83, 421.26)
24	(10.73, 10.11)	(422.44, 398.03)
25	(10.70, 9.45)	(421.26, 372.05)
26	(10.70, 8.79)	(421.26, 346.06)
27	(10.70, 8.13)	(421.26, 320.08)
28	(10.70, 7.47)	(421.26, 294.09)
29	(10.70, 6.81)	(421.26, 268.11)
30	(10.70, 6.15)	(421.26, 242.13)
31	(10.70, 5.49)	(421.26, 216.14)
32	(10.70, 4.83)	(421.26, 190.16)

Figure 6. Solder Pad Reference Location



Top View (Seen on Host PCB)





Digital and Analog Capabilities and Connections

Table 4 and Table 5 detail the solder pad connection definitions and available functions for each connection pad. Table 4 lists the solder pads on CYBLE-214015-01, the BLE device port-pin, and denotes whether the digital function shown is available for each solder pad. Table 5 denotes whether the analog function shown is available for each solder pad. Each connection is configurable for a single option shown with a \checkmark .

Table 4. Digital Peripheral Capabilities

Pad Number	Device Port Pin	UART	SPI	I ² C	TCPWM ^[2,3]	CapSense	WCO Out	ECO OUT	LCD	SWD	GPIO
1	GND ^[4]		Ground Connection								
2	P1.1		✓(SCB1_SS1)		✓(TCPWM)	/			\		/
3	P1.0				✓(TCPWM)	/			✓		/
4	P1.5	✓(SCB0_TX)	✓(SCB0_MISO)	✓(SCB0_SCL)	✓(TCPWM)	/			/		/
5	P0.1	✓(SCB1_TX)	✓(SCB1_MISO)	✓(SCB1_SCL)	✓(TCPWM)	/			\		/
6	P0.7	✓(SCB0_CTS)	✓(SCB0_SCLK)		✓(TCPWM)	/			/	(SWDCLK)	/
7	VDD			Digital Powe	r Supply Input (1.	.71 V to 5.5 V	')				
8	P1.4	✓(SCB0_RX)	✓(SCB0_MOSI)	, ,	✓(TCPWM)	/			/		/
9	P0.4	✓(SCB0_RX)	✓(SCB0_MOSI)	✓(SCB0_SDA)	✓(TCPWM)	✓		/	✓		/
10	P0.5	✓(SCB0_TX)	√(SCB0_MISO)	✓(SCB0_SCL)	✓(TCPWM)	✓			/		/
11	P0.6	✓(SCB0_RTS)	✓(SCB0_SS0)		√ (TCPWM)	1			1	(SWDIO)	1
12	P1.2		✓(SCB1_SS2)		✓(TCPWM)	✓			/		/
13	V_{DDR}			Radio Po	ower Supply (1.9	V to 5.5 V)	•	•			•
14	P2.6				✓(TCPWM)	/			/		/
15	P1.3		✓(SCB1_SS3)		✓(TCPWM)	✓			✓		/
16	P3.0	✓(SCB0_RX)		✓(SCB0_SDA)	✓(TCPWM)	/			/		/
17	P2.1		✓(SCB0_SS2)		✓(TCPWM)	✓			/		/
18	P2.2		✓(SCB0_SS3)		✓(TCPWM)	✓			✓		/
19	P2.3				✓(TCPWM)	/	/		/		/
20	VDDA			Analog Powe	er Supply Input (1	.71 V to 5.5 \	/)				
21	P3.4	✓(SCB1_RX)		✓(SCB1_SDA)	✓(TCPWM)	/			✓		/
22	P3.1	✓(SCB0_TX)		✓(SCB0_SCL)	✓(TCPWM)	/			/		/
23	P3.7	✓(SCB1_CTS)			✓(TCPWM)	✓	/		/		/
24	P3.5	✓(SCB1_TX)		✓(SCB1_SCL)	✓(TCPWM)	✓			✓		/
25	P3.3	✓(SCB0_CTS)			✓(TCPWM)	✓			/		/
26	VREF			Re	ference Voltage I	nput					
27	P3.2	✓(SCB0_RTS)			✓(TCPWM)	/			/		/
28	P3.6	✓(SCB1_RTS)			✓(TCPWM)	/			✓		✓
29	XRES			External Re	set Hardware Cor	nnection Inpu	t	•	•		
30	P2.4				✓(TCPWM)	/			✓		/
31	P2.5				✓(TCPWM)	✓			✓		✓
32	GND ^[4]				Ground Connection	on				•	•

Notes

- TCPWM stands for timer, counter, and PWM. If supported, the pad can be configured to any of these peripheral functions.
 TCPWM connections on ports 0, 1, 2, and 3 can be routed through the Digital Signal Interconnect (DSI) to any of the TCPWM blocks and can be either positive
- 4. The main board needs to connect both GND connections (Pad 1 and Pad 32) on the module to the common ground of the system.



Table 5. Analog Peripheral Capabilities

Pad Number	Device Port Pin	SARMUX	OPAMP	LPCOMP
1	GND ^[4]		Ground Connection	
2	P1.1		✓(CTBm1_OA0_INN)	
3	P1.0		✓(CTBm1_OA0_INP)	
4	P1.5		✓(CTBm1_OA1_INP)	
5	P0.1			
6	P0.7			
7	VDD		Digital Power Supply Input (1.71 t	o 5.5V)
8	P1.4		✓(CTBm1_OA1_INN)	
9	P0.4			✓(COMP1_INP)
10	P0.5			✓(COMP1_INN)
11	P0.6			
12	P1.2		✓(CTBm1_OA0_OUT)	
13	V_{DDR}		Radio Power Supply (1.9V to 5	i.5V)
14	P2.6		✓(CTBm0_OA0_INP)	
15	P1.3		✓(CTBm1_OA1_OUT)	
16	P3.0	√		
17	P2.1		✓(CTBm0_OA0_INN)	
18	P2.2		✓(CTBm0_OA0_OUT)	
19	P2.3		✓(CTBm0_OA1_OUT)	
20	VDDA		Analog Power Supply Input (1.71 t	to 5.5V)
21	P3.4	√		
22	P3.1	√		
23	P3.7	✓		
24	P3.5	√		
25	P3.3	✓		
26	VREF		Reference Voltage Input (Option	onal)
27	P3.2	√		
28	P3.6	✓		
29	XRES		External Reset Hardware Connecti	ion Input
30	P2.4		✓(CTBm0_OA1_INN)	
31	P2.5		✓(CTBm0_OA1_INP)	
32	GND		Ground Connection	



Power Supply Connections and Recommended External Components

Power Connections

The CYBLE-214015-01 contains three power supply connections, VDD, VDDA, and VDDR. The VDD and VDDA connections supply power for the digital and analog device operation respectively. VDDR supplies power for the device radio.

VDD and VDDA accept a supply range of 1.71 V to 5.5 V. VDDR accepts a supply range of 1.9 V to 5.5 V. These specifications can be found in Table 10. The maximum power supply ripple for both power connections on the module is 100 mV, as shown in Table 8.

The power supply ramp rate of VDD and VDDA must be equal to or greater than that of VDDR when the radio is used.

Connection Options

Two connection options are available for any application:

- Single supply: Connect VDD, VDDA, and VDDR to the same supply.
- Independent supply: Power VDD, VDDA, and VDDR separately.

External Component Recommendation

In either connection scenario, it is recommended to place an external ferrite bead between the supply and the module connection. The ferrite bead should be positioned as close as possible to the module pin connection.

Figure 7 details the recommended host schematic options for a single supply scenario. The use of one or three ferrite beads will depend on the specific application and configuration of the CYBLE-214015-01.

Figure 8 details the recommended host schematic for an independent supply scenario.

The recommended ferrite bead value is 330 Ω , 100 MHz (Murata BLM21PG331SN1D).





Figure 7. Recommended Host Schematic Options for Single Supply Option

Single Ferrite Bead Option (Seen from Bottom)

Three Ferrite Bead Option (Seen from Bottom)




Figure 8. Recommended Host Schematic for Independent Supply Option



Independent Power Supply Option (Seen from Bottom)



The CYBLE-214015-01 schematic is shown in Figure 9.





Critical Components List

Table 6 details the critical components used in the CYBLE-214015-01 module.

Table 6. Critical Component List

Component	Reference Designator	Description
Silicon	U1	76-pin WLCSP Programmable System-on-Chip (PSoC) with BLE
Crystal	Y1	24.000 MHz, 10PF
Crystal	Y2	32.768 kHz, 12.5PF

Antenna Design

Table 7 details antenna used on the CYBLE-214015-01 module. The Cypress module performance improves many of these characteristics. For more information, see Table 9 on page 15.

Table 7. Trace Antenna Specifications

Item	Description
Frequency Range	2400–2500 MHz
Peak Gain	0.5-dBi typical
Average Gain	-0.5-dBi typical
Return Loss	10-dB minimum



Electrical Specifications

Table 8 details the absolute maximum electrical characteristics for the Cypress BLE module.

Table 8. CYBLE-214015-01 Absolute Maximum Ratings

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
V _{DDD_ABS}	V_{DD} , V_{DDA} or V_{DDR} supply relative to V_{SS} ($V_{SSD} = V_{SSA}$)	-0.5	ı	6	V	Absolute maximum
V _{CCD_ABS}	Direct digital core voltage input relative to V _{SSD}	-0.5	ı	1.95	>	Absolute maximum
V _{DDD_RIPPLE}	Maximum power supply ripple for V_{DD} , V_{DDA} and V_{DDR} input voltage	-	ı	100	mV	3.0-V supply Ripple frequency of 100 kHz to 750 kHz
V _{GPIO_ABS}	GPIO voltage	-0.5	_	VDD +0.5	V	Absolute maximum
I _{GPIO_ABS}	Maximum current per GPIO	-25	_	25	mA	Absolute maximum
I _{GPIO_injection}	GPIO injection current: Maximum for $V_{IH} > V_{DD}$ and minimum for $V_{IL} < V_{SS}$	-0.5	-	0.5	mA	Absolute maximum current injected per pin
LU	Pin current for latch-up	-200		200	mA	-

Table 9 details the RF characteristics for the Cypress BLE module.

Table 9. CYBLE-214015-01 RF Performance Characteristics

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
RF _O	RF output power on ANT	-18	0	3	dBm	Configurable via register settings
RX _S	RF receive sensitivity on ANT	1	-87	_	dBm	Guaranteed by design simulation
F _R	Module frequency range	2400	_	2480	MHz	_
G _P	Peak gain	_	0.5	_	dBi	_
G _{Avg}	Average gain	_	-0.5	_	dBi	_
RL	Return loss	_	-10	_	dB	_

Table 10 through Table 51 list the module level electrical characteristics for the CYBLE-214015-01. All specifications are valid for $-40~^{\circ}\text{C} \le \text{TA} \le 85~^{\circ}\text{C}$ and $\text{TJ} \le 100~^{\circ}\text{C}$, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 10. CYBLE-214015-01 DC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
V_{DD1}	Power supply input voltage (V _{DD} = V _{DDA} = V _{DDR})	1.71	_	5.5	V	With regulator enabled
V _{DD2}	Power supply input voltage unregulated ($V_{DD} = V_{DDA} = V_{DDR}$)	1.71	1.8	1.89	V	Internally unregulated supply
V _{DDR1}	Radio supply voltage (radio on)	1.9	_	5.5	V	_
$V_{\rm DDR2}$	Radio supply voltage (radio off)	1.71	_	5.5	V	-
Active Mode,	V _{DD} = 1.71 V to 5.5 V					
I _{DD3}	Execute from flash; CPU at 3 MHz	_	1.7	_	mA	T = 25 °C, V _{DD} = 3.3 V
I _{DD4}	Execute from flash; CPU at 3 MHz	_	_	_	mA	T = -40 °C to 85 °C
I _{DD5}	Execute from flash; CPU at 6 MHz	_	2.5	_	mA	T = 25 °C, V _{DD} = 3.3 V
I _{DD6}	Execute from flash; CPU at 6 MHz	_	_	_	mA	T = -40 °C to 85 °C
I _{DD7}	Execute from flash; CPU at 12 MHz	-	4	_	mA	T = 25 °C, V _{DD} = 3.3 V



Table 10. CYBLE-214015-01 DC Specifications (continued)

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
I _{DD8}	Execute from flash; CPU at 12 MHz	_	-	-	mA	T = -40 °C to 85 °C
I _{DD9}	Execute from flash; CPU at 24 MHz	-	7.1	_	mA	T = 25 °C, V _{DD} = 3.3V
I _{DD10}	Execute from flash; CPU at 24 MHz	_	_	_	mA	T = -40 °C to 85 °C
I _{DD11}	Execute from flash; CPU at 48 MHz	-	13.4	_	mA	T = 25 °C, V _{DD} = 3.3V
I _{DD12}	Execute from flash; CPU at 48 MHz	_	_	_	mA	T = -40 °C to 85 °C
Sleep Mode,	V _{DD} = 1.71 V to 5.5 V				•	
I _{DD13}	IMO on	_	-	_	mA	$T = 25$ °C, $V_{DD} = 3.3V$, SYSCLK = 3 MHz
Sleep Mode,	V _{DD} and V _{DDR} = 1.9 V to 5.5 V				•	
I _{DD14}	ECO on	_	_	-	mA	$T = 25$ °C, $V_{DD} = 3.3V$, SYSCLK = 3 MHz
Deep-Sleep N	Mode, V _{DD} = 1.71 V to 3.6 V					
I _{DD15}	WDT with WCO on	_	1.3	1	μA	T = 25 °C, V _{DD} = 3.3V
I _{DD16}	WDT with WCO on	_	_	-	μA	T = -40 °C to 85 °C
I _{DD17}	WDT with WCO on	_	-	_	μA	T = 25 °C, V _{DD} = 5V
I _{DD18}	WDT with WCO on	_	_	_	μA	T = -40 °C to 85 °C
Deep-Sleep N	Mode, V _{DD} = 1.71 V to 1.89 V (Regulator Bypas	sed)				
I _{DD19}	WDT with WCO on	_	_	_	μA	T = 25 °C
I _{DD20}	WDT with WCO on	_	_	1	μA	$T = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C}$
Hibernate Mo	de, V _{DD} = 1.71 V to 3.6 V					
I _{DD27}	GPIO and reset active	_	150	_	nA	T = 25 °C, V _{DD} = 3.3V
I _{DD28}	GPIO and reset active	_	_	1	nA	$T = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C}$
Hibernate Mo	de, V _{DD} = 3.6 V to 5.5 V					
I _{DD29}	GPIO and reset active	_	-	1	nA	T = 25 °C, V _{DD} = 5V
I _{DD30}	GPIO and reset active	_	_	1	nA	T = -40 °C to 85 °C
Stop Mode, V	_{DD} = 1.71 V to 3.6 V					
I _{DD33}	Stop-mode current (V _{DD})	_	20	-	nA	T = 25 °C, V _{DD} = 3.3V
I _{DD34}	Stop-mode current (V _{DDR})	_	40		nA	T = 25 °C, V _{DDR} = 3.3V
I _{DD35}	Stop-mode current (V _{DD})	_	_	_	nA	T = -40 °C to 85 °C
I _{DD36}	Stop-mode current (V _{DDR})	_	-	_	nA	$T = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C},$ $V_{DDR} = 1.9 ^{\circ}\text{V} \text{ to } 3.6 \text{V}$
Stop Mode, V	_{DD} = 3.6 V to 5.5 V					•
I _{DD37}	Stop-mode current (V _{DD})	_	_	-	nA	T = 25 °C, V _{DD} = 5V
I _{DD38}	Stop-mode current (V _{DDR})	_	_	-	nA	T = 25 °C, V _{DDR} = 5V
I _{DD39}	Stop-mode current (V _{DD})	_	_	_	nA	T = -40 °C to 85 °C
I _{DD40}	Stop-mode current (V _{DDR})	_	_	-	nA	T = -40 °C to 85 °C



Table 11. AC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
F _{CPU}	CPU frequency	DC	_	48	MHz	1.71 V ≤ V _{DD} ≤ 5.5 V
T _{SLEEP}	Wakeup from Sleep mode	-	0	-	μs	Guaranteed by characterization
T _{DEEPSLEEP}	Wakeup from Deep-Sleep mode	_	-	25	μs	24-MHz IMO. Guaranteed by characterization
T _{HIBERNATE}	Wakeup from Hibernate mode	_	_	800	μs	Guaranteed by characterization
T _{STOP}	Wakeup from Stop mode	_	-	2	ms	XRES wakeup

GPIO

Table 12. GPIO DC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
	Input voltage HIGH threshold	$0.7 \times V_{DD}$	_	_	V	CMOS input
V _{IH} ^[5]	LVTTL input, V _{DD} < 2.7 V	$0.7 \times V_{DD}$	_	_	V	-
	LVTTL input, $V_{DD} \ge 2.7 \text{ V}$	2.0	_	_	V	-
	Input voltage LOW threshold	_	_	$0.3 \times V_{DD}$	V	CMOS input
V_{IL}	LVTTL input, V _{DD} < 2.7 V	_	_	$0.3 \times V_{DD}$	V	-
	LVTTL input, $V_{DD} \ge 2.7 \text{ V}$	_	_	0.8	V	-
V.	Output voltage HIGH level	V _{DD} – 0.6	_	_	V	$I_{OH} = 4 \text{ mA at } 3.3\text{-V V}_{DD}$
V _{OH}	Output voltage HIGH level	V _{DD} – 0.5	_	_	V	I_{OH} = 1 mA at 1.8-V V_{DD}
	Output voltage LOW level	_	_	0.6	V	I_{OL} = 8 mA at 3.3-V V_{DD}
V_{OL}	Output voltage LOW level	_	_	0.6	V	I_{OL} = 4 mA at 1.8-V V_{DD}
	Output voltage LOW level	_	_	0.4	V	I_{OL} = 3 mA at 3.3-V V_{DD}
R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	-
R _{PULLDOWN}	Pull-down resistor	3.5	5.6	8.5	kΩ	-
I _{IL}	Input leakage current (absolute value)	_	_	2	nA	25 °C, V _{DD} = 3.3V
I _{IL_CTBM}	Input leakage on CTBm input pins	_	_	4	nA	-
C _{IN}	Input capacitance	_	_	7	pF	-
V _{HYSTTL}	Input hysteresis LVTTL	25	40	_	mV	V _{DD} > 2.7V
V _{HYSCMOS}	Input hysteresis CMOS	$0.05 \times V_{DD}$	_	_	1	-
I _{DIODE}	Current through protection diode to V _{DD} /V _{SS}	-	_	100	μΑ	-
I _{TOT_GPIO}	Maximum total source or sink chip current	_	_	200	mA	_

Note 5. V_{IH} must not exceed V_{DD} + 0.2 V.



Table 13. GPIO AC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
T _{RISEF}	Rise time in Fast-Strong mode	2	_	12	ns	3.3-V V_{DDD} , $C_{LOAD} = 25 \text{ pF}$
T _{FALLF}	Fall time in Fast-Strong mode	2	-	12	ns	$3.3\text{-V V}_{DDD}, C_{LOAD} = 25 \text{ pF}$
T _{RISES}	Rise time in Slow-Strong mode	10	-	60	ns	$3.3\text{-V V}_{DDD}, C_{LOAD} = 25 \text{ pF}$
T _{FALLS}	Fall time in Slow-Strong mode	10	-	60	ns	3.3-V V_{DDD} , $C_{LOAD} = 25 \text{ pF}$
F _{GPIOUT1}	GPIO Fout; $3.3 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ Fast-Strong mode	_	-	33	MHz	90/10%, 25-pF load, 60/40 duty cycle
F _{GPIOUT2}	GPIO Fout; 1.7 V≤ V _{DD} ≤ 3.3 V Fast-Strong mode	_	_	16.7	MHz	90/10%, 25-pF load, 60/40 duty cycle
F _{GPIOUT3}	GPIO Fout; $3.3 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ Slow-Strong mode	_	_	7	MHz	90/10%, 25-pF load, 60/40 duty cycle
F _{GPIOUT4}	GPIO Fout; 1.7 V \leq V _{DD} \leq 3.3 V Slow-Strong mode	_	_	3.5	MHz	90/10%, 25-pF load, 60/40 duty cycle
F _{GPIOIN}	GPIO input operating frequency 1.71 V \leq V _{DD} \leq 5.5 V	_	_	48	MHz	90/10% V _{IO}

XRES

Table 14. XRES DC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
V _{IH}	Input voltage HIGH threshold	$0.7 \times V_{DDD}$	_	_	V	CMOS input
V _{IL}	Input voltage LOW threshold	-	-	$0.3 \times V_{DDD}$	V	CMOS input
R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	_
C _{IN}	Input capacitance	-	3	-	pF	-
V _{HYSXRES}	Input voltage hysteresis	-	100	-	mV	_
I _{DIODE}	Current through protection diode to V _{DD} /V _{SS}	_	_	100	μΑ	-

Table 15. XRES AC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
T _{RESETWIDTH}	Reset pulse width	1	_	ı	μs	-

Analog Peripherals

Opamp

Table 16. Opamp Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions					
I _{DD} (Opamp Bl	I _{DD} (Opamp Block Current. V _{DD} = 1.8 V. No Load)										
I _{DD_HI}	Power = high	_	1000	1300	μA	_					
I _{DD_MED}	Power = medium	_	500	-	μA	_					
I _{DD_LOW}	Power = low	_	250	350	μA	_					
GBW (Load = 2	20 pF, 0.1 mA. V _{DDA} = 2.7 V)										
GBW_HI	Power = high	6	-	_	MHz	-					
GBW_MED	Power = medium	4	_	_	MHz	-					
GBW_LO	Power = low	_	1	_	MHz	-					
I _{OUT_MAX} (V _{DD}	I _{OUT_MAX} (V _{DDA} ≥ 2.7 V, 500 mV from Rail)										
I _{OUT_MAX_HI}	Power = high	10	-	_	mA	_					



Table 16. Opamp Specifications (continued)

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions		
I _{OUT_MAX_MID}	Power = medium	10	_	-	mA	-		
I _{OUT_MAX_LO}	Power = low	_	5	_	mA	-		
	71 V, 500 mV from Rail)		•					
I _{OUT_MAX_HI}	Power = high	4	_	_	mA	_		
I _{OUT_MAX_MID}	Power = medium	4	_	-	mA	-		
I _{OUT_MAX_LO}	Power = low	-	2	_	mA	-		
V _{IN}	Charge pump on, V _{DDA} ≥ 2.7 V	-0.05	_	V _{DDA} - 0.2	V	-		
V _{CM}	Charge pump on, V _{DDA} ≥ 2.7 V	-0.05	_	V _{DDA} – 0.2	V	-		
V _{OUT} (V _{DDA} ≥ 2	2.7 V)							
V _{OUT_1}	Power = high, I _{LOAD} = 10 mA	0.5	_	$V_{DDA} - 0.5$	V	-		
V _{OUT_2}	Power = high, I _{LOAD} = 1 mA	0.2	_	V _{DDA} – 0.2	V	-		
V _{OUT_3}	Power = medium, I _{LOAD} = 1 mA	0.2	_	V _{DDA} – 0.2	V	-		
V _{OUT_4}	Power = low, I _{LOAD} = 0.1 mA	0.2	_	V _{DDA} – 0.2	V	-		
V _{OS_TR}	Offset voltage, trimmed	1	±0.5	1	mV	High mode		
V _{OS_TR}	Offset voltage, trimmed	-	±1	_	mV	Medium mode		
V _{OS_TR}	Offset voltage, trimmed	_	±2	_	mV	Low mode		
V _{OS_DR_TR}	Offset voltage drift, trimmed	-10	±3	10	μV/°C	High mode		
V _{OS_DR_TR}	Offset voltage drift, trimmed	-	±10	_	μV/°C	Medium mode		
V _{OS_DR_TR}	Offset voltage drift, trimmed	_	±10	_	μV/°C	Low mode		
CMRR	DC	65	70	_	dB	V _{DDD} = 3.6V, High-power mode		
PSRR	At 1 kHz, 100-mV ripple	70	85	_	dB	V _{DDD} = 3.6V		
Noise			ļ					
V _{N1}	Input referred, 1 Hz–1 GHz, power = high	_	94	_	μVrms	-		
V _{N2}	Input referred, 1 kHz, power = high	-	72	_	nV/rtHz	-		
V _{N3}	Input referred, 10 kHz, power = high	-	28	_	nV/rtHz	-		
V_{N4}	Input referred, 100 kHz, power = high	-	15	_	nV/rtHz	-		
C _{LOAD}	Stable up to maximum load. Performance specs at 50 pF	-	_	125	pF	-		
Slew_rate	Cload = 50 pF, Power = High, $V_{DDA} \ge 2.7 \text{ V}$	6	-	_	V/µs	-		
T_op_wake	From disable to enable, no external RC dominating	_	300	_	μs	-		
Comp_mode (Comparator Mode; 50-mV Drive, T _{RISE}	= T _{FALL} (A	Approx	.)				
T _{PD1}	Response time; power = high	_	150	_	ns	-		
T _{PD2}	Response time; power = medium	_	400	_	ns	-		
T _{PD3}	Response time; power = low	_	2000	_	ns	-		
Vhyst_op	Hysteresis	_	10	_	mV	-		
Deep-Sleep Mo	ode (Deep-Sleep mode operation is onl	y guaran	teed fo	r V _{DDA} > 2.5	5V)			
GBW_DS	Gain bandwidth product	_	50	_	kHz	-		
IDD_DS	Current	-	15	-	μΑ	-		
Vos_DS	Offset voltage	-	5	-	mV	-		
Vos_dr_DS	Offset voltage drift	-	20	-	μV/°C	-		
Vout_DS	Output voltage	0.2	_	V _{DD} -0.2	V	-		
Vcm_DS	Common mode voltage	0.2	_	V _{DD} – 1.8	V	-		



Table 17. Comparator DC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
V _{OFFSET1}	Input offset voltage, Factory trim	_	_	±10	mV	_
V _{OFFSET2}	Input offset voltage, Custom trim	_	_	±6	mV	_
V _{OFFSET3}	Input offset voltage, ultra-low-power mode	_	±12	-	mV	_
V _{HYST}	Hysteresis when enabled	_	10	35	mV	_
V _{ICM1}	Input common mode voltage in normal mode	0	_	V _{DDD} – 0.1	V	Modes 1 and 2
V _{ICM2}	Input common mode voltage in low-power mode	0	_	V _{DDD}	V	-
V _{ICM3}	Input common mode voltage in ultra low-power mode	0	_	V _{DDD} – 1.15	V	-
CMRR	Common mode rejection ratio	50	_	-	dB	$V_{DDD} \ge 2.7 \text{ V}$
CMRR	Common mode rejection ratio	42	_	_	dB	$V_{DDD} \le 2.7 \text{ V}$
I _{CMP1}	Block current, normal mode	_	_	400	μA	_
I _{CMP2}	Block current, low-power mode	_	_	100	μA	_
I _{CMP3}	Block current in ultra-low-power mode	_	6	_	μA	-
Z _{CMP}	DC input impedance of comparator	35	_	_	$M\Omega$	_

Table 18. Comparator AC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
T _{RESP1}	Response time, normal mode, 50-mV overdrive	-	38	-	ns	50-mV overdrive
T _{RESP2}	Response time, low-power mode, 50-mV overdrive	-	70	_	ns	50-mV overdrive
T _{RESP3}	Response time, ultra-low-power mode, 50-mV overdrive	-	2.3	ı	μs	200-mV overdrive

Temperature Sensor

Table 19. Temperature Sensor Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
T _{SENSACC}	Temperature-sensor accuracy	- 5	±1	5	°C	–40 to +85 °C

SAR ADC

Table 20. SAR ADC DC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
A_RES	Resolution	-	1	12	bits	_
A_CHNIS_S	Number of channels - single-ended	-	1	8	-	8 full-speed
A-CHNKS_D	Number of channels - differential	-	1	4	-	Diff inputs use neighboring I/O
A-MONO	Monotonicity	_	_	_	-	Yes
A_GAINERR	Gain error	_	_	±0.1	%	With external reference
A_OFFSET	Input offset voltage	_	_	2	mV	Measured with 1-V V _{REF}
A_ISAR	Current consumption	_	_	1	mA	_
A_VINS	Input voltage range - single-ended	V _{SS}	_	V_{DDA}	V	_
A_VIND	Input voltage range - differential	V _{SS}	_	V_{DDA}	V	_
A_INRES	Input resistance	_	_	2.2	kΩ	_



Table 20. SAR ADC DC Specifications (continued)

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
A_INCAP	Input capacitance	_	_	10	pF	_
VREFSAR	Trimmed internal reference to SAR	-1	-	1	%	Percentage of Vbg (1.024 V)

Table 21. SAR ADC AC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
A_PSRR	Power-supply rejection ratio	70	-	-	dB	Measured at 1-V reference
A_CMRR	Common-mode rejection ratio	66	_	_	dB	_
A_SAMP	Sample rate	_	_	1	Msps	_
Fsarintref	SAR operating speed without external ref. bypass	-	_	100	ksps	12-bit resolution
A_SNR	Signal-to-noise ratio (SNR)	65	_	_	dB	F _{IN} = 10 kHz
A_BW	Input bandwidth without aliasing	_	_	A_SAMP/2	kHz	_
A_INL	Integral nonlinearity. V _{DD} = 1.71 V to 5.5 V, 1 Msps	-1.7	-	2	LSB	V _{REF} = 1 V to V _{DD}
A_INL	Integral nonlinearity. V _{DDD} = 1.71 V to 3.6 V, 1 Msps	-1.5	_	1.7	LSB	$V_{REF} = 1.71 \text{ V to } V_{DD}$
A_INL	Integral nonlinearity. $V_{DD} = 1.71 \text{ V to } 5.5 \text{ V},$ 500 ksps	-1.5	_	1.7	LSB	V _{REF} = 1 V to V _{DD}
A_dnl	Differential nonlinearity. V _{DD} = 1.71 V to 5.5 V, 1 Msps	-1	_	2.2	LSB	V _{REF} = 1 V to V _{DD}
A_DNL	Differential nonlinearity. V _{DD} = 1.71 V to 3.6 V, 1 Msps	-1	_	2	LSB	$V_{REF} = 1.71 \text{ V to } V_{DD}$
A_DNL	Differential nonlinearity. V _{DD} = 1.71 V to 5.5 V, 500 ksps	-1	-	2.2	LSB	V _{REF} = 1 V to V _{DD}
A_THD	Total harmonic distortion	_	_	- 65	dB	F _{IN} = 10 kHz

CSD

Table 22. CSD Block Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
V _{CSD}	Voltage range of operation	1.71	_	5.5	V	_
IDAC1	DNL for 8-bit resolution	-1	_	1	LSB	-
IDAC1	INL for 8-bit resolution	-3	_	3	LSB	_
IDAC2	DNL for 7-bit resolution	-1	_	1	LSB	_
IDAC2	INL for 7-bit resolution	-3	_	3	LSB	-
SNR	Ratio of counts of finger to noise	5	_	_	Ratio	Capacitance range of 9 pF to 35 pF, 0.1-pF sensitivity. Radio is not operating during the scan
I _{DAC1_CRT1}	Output current of IDAC1 (8 bits) in High range	_	612	_	μA	-
I _{DAC1_CRT2}	Output current of IDAC1 (8 bits) in Low range	_	306	_	μΑ	-
I _{DAC2_CRT1}	Output current of IDAC2 (7 bits) in High range	_	305	_	μA	_
I _{DAC2_CRT2}	Output current of IDAC2 (7 bits) in Low range	_	153	_	μΑ	_



Digital Peripherals

Timer

Table 23. Timer DC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
I _{TIM1}	Block current consumption at 3 MHz	-	_	42	μA	16-bit timer
I _{TIM2}	Block current consumption at 12 MHz	-	_	130	μA	16-bit timer
I _{TIM3}	Block current consumption at 48 MHz	_	_	535	μA	16-bit timer

Table 24. Timer AC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
T _{TIMFREQ}	Operating frequency	F _{CLK}	-	48	MHz	_
T _{CAPWINT}	Capture pulse width (internal)	2 x T _{CLK}	_	_	ns	_
T _{CAPWEXT}	Capture pulse width (external)	2 x T _{CLK}	_	_	ns	_
T _{TIMRES}	Timer resolution	T _{CLK}	_	_	ns	_
T _{TENWIDINT}	Enable pulse width (internal)	2 x T _{CLK}	_	_	ns	_
T _{TENWIDEXT}	Enable pulse width (external)	2 x T _{CLK}	_	_	ns	_
T _{TIMRESWINT}	Reset pulse width (internal)	2 x T _{CLK}	_	_	ns	_
T _{TIMRESEXT}	Reset pulse width (external)	2 x T _{CLK}	_	_	ns	-

Counter

Table 25. Counter DC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
I _{CTR1}	Block current consumption at 3 MHz	_	_	42	μΑ	16-bit counter
I _{CTR2}	Block current consumption at 12 MHz	-	_	130	μA	16-bit counter
I _{CTR3}	Block current consumption at 48 MHz	-	_	535	μA	16-bit counter

Table 26. Counter AC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
T _{CTRFREQ}	Operating frequency	F _{CLK}	_	48	MHz	_
T _{CTRPWINT}	Capture pulse width (internal)	2 × T _{CLK}	-	_	ns	_
T _{CTRPWEXT}	Capture pulse width (external)	2 x T _{CLK}	_	_	ns	_
T _{CTRES}	Counter Resolution	T _{CLK}	_	_	ns	_
T _{CENWIDINT}	Enable pulse width (internal)	2 x T _{CLK}	_	_	ns	_
T _{CENWIDEXT}	Enable pulse width (external)	2 × T _{CLK}	-	_	ns	_
T _{CTRRESWINT}	Reset pulse width (internal)	2 × T _{CLK}	-	_	ns	_
T _{CTRRESWEXT}	Reset pulse width (external)	2 × T _{CLK}	_	_	ns	_

Pulse Width Modulation (PWM)

Table 27. PWM DC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
I _{PWM1}	Block current consumption at 3 MHz	_	1	42	μΑ	16-bit PWM
I _{PWM2}	Block current consumption at 12 MHz	_	1	130	μΑ	16-bit PWM
I _{PWM3}	Block current consumption at 48 MHz	-	1	535	μΑ	16-bit PWM



Table 28. PWM AC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
T _{PWMFREQ}	Operating frequency	F _{CLK}	_	48	MHz	_
T _{PWMPWINT}	Pulse width (internal)	2 x T _{CLK}	_	_	ns	-
T _{PWMEXT}	Pulse width (external)	2 × T _{CLK}	_	_	ns	-
T _{PWMKILLINT}	Kill pulse width (internal)	2 x T _{CLK}	_	_	ns	-
T _{PWMKILLEXT}	Kill pulse width (external)	2 x T _{CLK}	_	_	ns	-
T _{PWMEINT}	Enable pulse width (internal)	2 x T _{CLK}	_	_	ns	_
T _{PWMENEXT}	Enable pulse width (external)	2 x T _{CLK}	_	_	ns	_
T _{PWMRESWINT}	Reset pulse width (internal)	2 × T _{CLK}	_	_	ns	-
T _{PWMRESWEXT}	Reset pulse width (external)	2 × T _{CLK}	1	_	ns	_

LCD Direct Drive

Table 29. LCD Direct Drive DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
SID228	I _{LCDLOW}	Operating current in low-power mode	ı	17.5	_	μA	16 x 4 small segment display at 50 Hz
SID229	C _{LCDCAP}	LCD capacitance per segment/common driver	-	500	5000	pF	-
SID230	LCD _{OFFSET}	Long-term segment offset	_	20	-	mV	_
SID231	I _{LCDOP1}	LCD system operating current V _{BIAS} = 5 V	_	2	_	mA	32 x 4 segments. 50 Hz at 25 °C
SID232	I _{LCDOP2}	LCD system operating current V _{BIAS} = 3.3 V	-	2	_	mA	32 x 4 segments 50 Hz at 25 °C

Table 30. LCD Direct Drive AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
SID233	F _{LCD}	LCD frame rate	10	50	150	Hz	-



Serial Communication

Table 31. Fixed I²C DC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
I _{I2C1}	Block current consumption at 100 kHz	_	-	50	μA	_
I _{I2C2}	Block current consumption at 400 kHz	_	_	155	μA	_
I _{I2C3}	Block current consumption at 1 Mbps	_	_	390	μA	_
I _{I2C4}	I ² C enabled in Deep-Sleep mode	_	_	1.4	μΑ	-

Table 32. Fixed I²C AC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
F _{I2C1}	Bit rate	_	_	400	kHz	_

Table 33. Fixed UART DC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
I _{UART1}	Block current consumption at 100 kbps	_	-	55	μΑ	_
I _{UART2}	Block current consumption at 1000 kbps	_	_	312	μΑ	-

Table 34. Fixed UART AC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
F _{UART}	Bit rate	_	1	1	Mbps	_

Table 35. Fixed SPI DC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
I _{SPI1}	Block current consumption at 1 Mbps	_	_	360	μΑ	_
I _{SPI2}	Block current consumption at 4 Mbps	_	_	560	μΑ	_
I _{SPI3}	Block current consumption at 8 Mbps	_	_	600	μΑ	_

Table 36. Fixed SPI AC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
F _{SPI}	SPI operating frequency (master; 6x over sampling)	_	-	8	MHz	-

Table 37. Fixed SPI Master Mode AC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
T _{DMO}	MOSI valid after SCLK driving edge	_	_	18	ns	_
	MISO valid before SCLK capturing edge Full clock, late MISO sampling used	20	_	-	ns	Full clock, late MISO sampling
T _{HMO}	Previous MOSI data hold time	0	_	_	ns	Referred to Slave capturing edge

Table 38. Fixed SPI Slave Mode AC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
T _{DMI}	MOSI valid before SCLK capturing edge	40	_	_	ns	
T _{DSO}	MISO valid after SCLK driving edge	_	_	$42 + 3 \times T_{CPU}$	ns	
	MISO Valid after SCLK driving edge in external clock mode. V _{DD} < 3.0V	_	_	50	ns	
T _{HSO}	Previous MISO data hold time	0	_	_	ns	
T _{SSELSCK}	SSEL valid to first SCK valid edge	100	-	_	ns	



Memory

Table 39. Flash DC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
V _{PE}	Erase and program voltage	1.71	_	5.5	V	_
T _{WS48}	Number of Wait states at 32–48 MHz	2	_	_	_	CPU execution from flash
T _{WS32}	Number of Wait states at 16–32 MHz	1	_	_	_	CPU execution from flash
T _{WS16}	Number of Wait states for 0–16 MHz	0	ı	1	_	CPU execution from flash

Table 40. Flash AC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
T _{ROWWRITE} ^[6]	Row (block) write time (erase and program)	_	_	20	ms	Row (block) = 256 bytes
NOWLINASL	Row erase time	_	_	13	ms	_
T _{ROWPROGRAM} ^[6]	Row program time after erase	_	_	7	ms	_
	Bulk erase time (256 KB)	_	_	35	ms	-
T _{DEVPROG} ^[6]	Total device program time	_	_	25	seconds	_
F _{END}	Flash endurance	100 K	_	_	cycles	_
F _{RET}	Flash retention. $T_A \le 55$ °C, 100 K P/E cycles.	20	_	_	years	_
F _{RET2}	Flash retention. $T_A \le 85$ °C, 10 K P/E cycles.	10	1	_	years	_

System Resources

Power-on-Reset (POR)

Table 41. POR DC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
V _{RISEIPOR}	Rising trip voltage	0.80	_	1.45	V	_
V _{FALLIPOR}	Falling trip voltage	0.75	_	1.40	V	_
V _{IPORHYST}	Hysteresis	15	_	200	mV	-

Table 42. POR AC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
	Precision power-on reset (PPOR) response time in Active and Sleep modes	-	-	1	μs	-

Table 43. Brown-Out Detect

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
$V_{FALLPPOR}$	BOD trip voltage in Active and Sleep modes	1.64	_	_	V	_
V _{FALLDPSLP}	BOD trip voltage in Deep Sleep	1.4	_	_	V	_

Table 44. Hibernate Reset

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
$V_{HBRTRIP}$	BOD trip voltage in Hibernate	1.1	1	_	V	_

Note

Document Number: 002-15923 Rev. *B Page 25 of 42

^{6.} It can take as much as 20 ms to write to flash. During this time, the device should not be reset, or flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



Voltage Monitors (LVD)

Table 45. Voltage Monitor DC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
V _{LVI1}	LVI_A/D_SEL[3:0] = 0000b	1.71	1.75	1.79	V	-
V_{LVI2}	LVI_A/D_SEL[3:0] = 0001b	1.76	1.80	1.85	V	-
V_{LVI3}	LVI_A/D_SEL[3:0] = 0010b	1.85	1.90	1.95	V	_
V_{LVI4}	LVI_A/D_SEL[3:0] = 0011b	1.95	2.00	2.05	V	_
V_{LVI5}	LVI_A/D_SEL[3:0] = 0100b	2.05	2.10	2.15	V	_
V_{LVI6}	LVI_A/D_SEL[3:0] = 0101b	2.15	2.20	2.26	V	_
V_{LVI7}	LVI_A/D_SEL[3:0] = 0110b	2.24	2.30	2.36	V	-
V_{LVI8}	LVI_A/D_SEL[3:0] = 0111b	2.34	2.40	2.46	V	_
V_{LVI9}	LVI_A/D_SEL[3:0] = 1000b	2.44	2.50	2.56	V	_
V _{LVI10}	LVI_A/D_SEL[3:0] = 1001b	2.54	2.60	2.67	V	_
V _{LVI11}	LVI_A/D_SEL[3:0] = 1010b	2.63	2.70	2.77	V	-
V _{LVI12}	LVI_A/D_SEL[3:0] = 1011b	2.73	2.80	2.87	V	-
V_{LVI13}	LVI_A/D_SEL[3:0] = 1100b	2.83	2.90	2.97	V	_
V_{LVI14}	LVI_A/D_SEL[3:0] = 1101b	2.93	3.00	3.08	V	_
V _{LVI15}	LVI_A/D_SEL[3:0] = 1110b	3.12	3.20	3.28	V	-
V _{LVI16}	LVI_A/D_SEL[3:0] = 1111b	4.39	4.50	4.61	V	_
LVI_IDD	Block current	_	_	100	μΑ	_

Table 46. Voltage Monitor AC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
T _{MONTRIP}	Voltage monitor trip time	_	_	1	μs	-

SWD Interface

Table 47. SWD Interface Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
F_SWDCLK1	$3.3~V \leq V_{DD} \leq 5.5~V$	-	_	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
F_SWDCLK2	1.71 V ≤ V _{DD} ≤ 3.3 V	_	_	7	MHz	SWDCLK ≤ 1/3 CPU clock frequency
T_SWDI_SETUP	T = 1/f SWDCLK	0.25 × T	_	_	ns	-
T_SWDI_HOLD	T = 1/f SWDCLK	0.25 × T	_	_	ns	-
T_SWDO_VALID	T = 1/f SWDCLK	_	_	0.5 × T	ns	-
T_SWDO_HOLD	T = 1/f SWDCLK	1	_	_	ns	_



Internal Main Oscillator

Table 48. IMO DC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
I _{IMO1}	IMO operating current at 48 MHz	_	_	1000	μΑ	-
I _{IMO2}	IMO operating current at 24 MHz	_	_	325	μΑ	-
I _{IMO3}	IMO operating current at 12 MHz	_	-	225	μΑ	-
I _{IMO4}	IMO operating current at 6 MHz	_	_	180	μΑ	-
I _{IMO5}	IMO operating current at 3 MHz	_	_	150	μA	-

Table 49. IMO AC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
F _{IMOTOL3}	Frequency variation from 3 to 48 MHz	_	_	±2	%	With API-called calibration
F _{IMOTOL3}	IMO startup time	_	12	_	μs	_

Internal Low-Speed Oscillator

Table 50. ILO DC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
I_{ILO2}	ILO operating current at 32 kHz	_	0.3	1.05	μΑ	-

Table 51. ILO AC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
T _{STARTILO1}	ILO startup time	_	_	2	ms	_
F _{ILOTRIM1}	32-kHz trimmed frequency	15	32	50	kHz	_

Table 52. Recommended ECO Trim Value

Parameter	Description	Value	Details/Conditions
ECO _{TRIM}	24-MHz trim value (firmware configuration)		Recommended trim value that needs to be loaded to register CY_SYS_XTAL_BLERD_BB_XO_CAPTRIM_REG

Table 53. UDB AC Specifications

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions				
Data Path perfo	Data Path performance									
F _{MAX-TIMER}	Max frequency of 16-bit timer in a UDB pair	-	_	48	MHz	-				
F _{MAX-ADDER}	Max frequency of 16-bit adder in a UDB pair	-	-	48	MHz	-				
F _{MAX_CRC}	Max frequency of 16-bit CRC/PRS in a UDB pair	_	_	48	MHz	_				
PLD Performan	ce in UDB									
F _{MAX_PLD}	Max frequency of 2-pass PLD function in a UDB pair	-	_	48	MHz	-				
Clock to Outpu	t Performance									
T _{CLK_OUT_UDB1}	Prop. delay for clock in to data out at 25 °C, Typical	-	15	-	ns	-				
T _{CLK_OUT_UDB2}	Prop. delay for clock in to data out, Worst case	-	25	-	ns	-				



Table 54. BLE Subsystem

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
RF Receiver Spec	cification		•			
RXS, IDLE	RX sensitivity with idle transmitter	_	-89	_	dBm	_
	RX sensitivity with idle transmitter excluding Balun loss	_	-91	_	dBm	Guaranteed by design simulation
RXS, DIRTY	RX sensitivity with dirty transmitter	_	-87	-70	dBm	RF-PHY Specification (RCV-LE/CA/01/C)
RXS, HIGHGAIN	RX sensitivity in high-gain mode with idle transmitter	_	-91	_	dBm	-
PRXMAX	Maximum input power	-10	-1	-	dBm	RF-PHY Specification (RCV-LE/CA/06/C)
CI1	Cochannel interference, Wanted signal at –67 dBm and Inter- ferer at FRX	-	9	21	dB	RF-PHY Specification (RCV-LE/CA/03/C)
CI2	Adjacent channel interference Wanted signal at –67 dBm and Inter- ferer at FRX ±1 MHz	1	3	15	dB	RF-PHY Specification (RCV-LE/CA/03/C)
Cl3	Adjacent channel interference Wanted signal at –67 dBm and Inter- ferer at FRX ±2 MHz	_	-29	_	dB	RF-PHY Specification (RCV-LE/CA/03/C)
Cl4	Adjacent channel interference Wanted signal at –67 dBm and Inter- ferer at ≥FRX ±3 MHz	_	-39	_	dB	RF-PHY Specification (RCV-LE/CA/03/C)
CI5	Adjacent channel interference Wanted Signal at –67 dBm and Inter- ferer at Image frequency (F _{IMAGE})	Ι	-20	_	dB	RF-PHY Specification (RCV-LE/CA/03/C)
Cl3	Adjacent channel interference Wanted signal at –67 dBm and Inter- ferer at Image frequency (F _{IMAGE} ± 1 MHz)	-	-30	_	dB	RF-PHY Specification (RCV-LE/CA/03/C)
OBB1	Out-of-band blocking, Wanted signal at –67 dBm and Inter- ferer at F = 30–2000 MHz	-30	-27	_	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
OBB2	Out-of-band blocking, Wanted signal at –67 dBm and Inter- ferer at F = 2003–2399 MHz	-35	-27	-	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
OBB3	Out-of-band blocking, Wanted signal at –67 dBm and Inter- ferer at F = 2484–2997 MHz	-35	-27	_	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
OBB4	Out-of-band blocking, Wanted signal a –67 dBm and Inter- ferer at F = 3000–12750 MHz	-30	-27	_	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
IMD	Intermodulation performance Wanted signal at –64 dBm and 1-Mbps BLE, third, fourth, and fifth offset channel	-50	-	-	dBm	RF-PHY Specification (RCV-LE/CA/05/C)
RXSE1	Receiver spurious emission 30 MHz to 1.0 GHz	_	_	– 57	dBm	100-kHz measurement bandwidth ETSI EN300 328 V1.8.1



Table 54. BLE Subsystem (continued)

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
RXSE2	Receiver spurious emission 1.0 GHz to 12.75 GHz	-	_	-47	dBm	1-MHz measurement bandwidth ETSI EN300 328 V1.8.1
RF Transmitter S	pecifications		•		•	
TXP, ACC	RF power accuracy	-	±1	_	dB	-
TXP, RANGE	RF power control range	-	20	-	dB	-
TXP, 0dBm	Output power, 0-dB Gain setting (PA7)	_	0	_	dBm	-
TXP, MAX	Output power, maximum power setting (PA10)	-	3	_	dBm	_
TXP, MIN	Output power, minimum power setting (PA1)	-	-18	_	dBm	_
F2AVG	Average frequency deviation for 10101010 pattern	185	_	_	kHz	RF-PHY Specification (TRM-LE/CA/05/C)
F1AVG	Average frequency deviation for 11110000 pattern	225	250	275	kHz	RF-PHY Specification (TRM-LE/CA/05/C)
EO	Eye opening = ΔF2AVG/ΔF1AVG	8.0	_	_		RF-PHY Specification (TRM-LE/CA/05/C)
FTX, ACC	Frequency accuracy	-150	_	150	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
FTX, MAXDR	Maximum frequency drift	-50	_	50	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
FTX, INITDR	Initial frequency drift	-20	_	20	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
FTX, DR	Maximum drift rate	-20	-	20	kHz/ 50 µs	RF-PHY Specification (TRM-LE/CA/06/C)
IBSE1	In-band spurious emission at 2-MHz offset	_	-	-20	dBm	RF-PHY Specification (TRM-LE/CA/03/C)
IBSE2	In-band spurious emission at ≥3-MHz offset	_	-	-30	dBm	RF-PHY Specification (TRM-LE/CA/03/C)
TXSE1	Transmitter spurious emissions (average), <1.0 GHz	_	-	-55.5	dBm	FCC-15.247
TXSE2	Transmitter spurious emissions (average), >1.0 GHz	_	_	-41.5	dBm	FCC-15.247
RF Current Speci	fications					
IRX	Receive current in normal mode	_	18.7	_	mA	-
IRX_RF	Radio receive current in normal mode	_	16.4	-	mA	Measured at V _{DDR}
IRX, HIGHGAIN	Receive current in high-gain mode	_	21.5	-	mA	-
ITX, 3dBm	TX current at 3-dBm setting (PA10)	-	20	-	mA	-
ITX, 0dBm	TX current at 0-dBm setting (PA7)	-	16.5	_	mA	-
ITX_RF, 0dBm	Radio TX current at 0 dBm setting (PA7)	_	15.6	_	mA	Measured at V _{DDR}
ITX_RF, 0dBm	Radio TX current at 0 dBm excluding Balun loss	_	14.2	_	mA	Guaranteed by design simulation
ITX,-3dBm	TX current at -3-dBm setting (PA4)	_	15.5	_	mA	-
ITX,-6dBm	TX current at –6-dBm setting (PA3)	_	14.5	_	mA	_



Table 54. BLE Subsystem (continued)

Parameter	Description	Min	Тур	Max	Unit	Details/Conditions
ITX,-12dBm	TX current at -12-dBm setting (PA2)	1	13.2	_	mA	_
ITX,-18dBm	TX current at –18-dBm setting (PA1)	_	12.5	_	mA	_
lavg_1sec, 0dBm	Average current at 1-second BLE connection interval	_	17.1	-	μA	TXP: 0 dBm; ±20-ppm master and slave clock accuracy. For empty PDU exchange.
lavg_4sec, 0dBm	Average current at 4-second BLE connection interval	I	6.1	ı	μA	TXP: 0 dBm; ±20-ppm master and slave clock accuracy. For empty PDU exchange.
General RF Speci	fications					
FREQ	RF operating frequency	2400	-	2482	MHz	_
CHBW	Channel spacing	_	2	_	MHz	_
DR	On-air data rate	-	1000	_	kbps	_
IDLE2TX	BLE.IDLE to BLE. TX transition time	-	120	140	μs	_
IDLE2RX	BLE.IDLE to BLE. RX transition time	-	75	120	μs	_
RSSI Specifications						
RSSI, ACC	RSSI accuracy	_	±5	_	dB	_
RSSI, RES	RSSI resolution	_	1	_	dB	-
RSSI, PER	RSSI sample period	-	6	_	μs	-



Environmental Specifications

Environmental Compliance

This Cypress BLE module is built in compliance with the Restriction of Hazardous Substances (RoHS) and Halogen Free (HF) directives. The Cypress module and components used to produce this module are RoHS and HF compliant.

RF Certification

The CYBLE-214015-01 module is certified under the following RF certification standards:

■ FCC ID: WAP4008

■ CE

■ IC: 7922A-4008 ■ MIC: 203-JN0505

■ KC: MSIP-CRM-Cyp-4008

Environmental Conditions

Table 55 describes the operating and storage conditions for the Cypress BLE module.

Table 55. Environmental Conditions for CYBLE-214015-01

Description	Minimum Specification	Maximum Specification
Operating temperature	−40 °C	85 °C
Operating humidity (relative, non-condensation)	5%	85%
Thermal ramp rate	-	3 °C/minute
Storage temperature	−40 °C	85 °C
Storage temperature and humidity	-	85 ° C at 85%
ESD: Module integrated into system Components ^[7]	-	15 kV Air 2.2 kV Contact

ESD and EMI Protection

Exposed components require special attention to ESD and electromagnetic interference (EMI).

A grounded conductive layer inside the device enclosure is suggested for EMI and ESD performance. Any openings in the enclosure near the module should be surrounded by a grounded conductive layer to provide ESD protection and a low-impedance path to ground.

Device Handling: Proper ESD protocol must be followed in manufacturing to ensure component reliability.

Note

Document Number: 002-15923 Rev. *B Page 31 of 42

^{7.} This does not apply to the RF pins (ANT, XTALI, and XTALO). RF pins (ANT, XTALI, and XTALO) are tested for 500-V HBM.



Regulatory Information

FCC

FCC NOTICE:

The device CYBLE-214015-01 complies with Part 15 of the FCC Rules. The device meets the requirements for modular transmitter approval as detailed in FCC public Notice DA00-1407. Transmitter Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept any interference received, including interference that may cause undesired operation.

CAUTION:

The FCC requires the user to be notified that any changes or modifications made to this device that are not expressly approved by Cypress Semiconductor may void the user's authority to operate the equipment.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help

LABELING REQUIREMENTS:

The Original Equipment Manufacturer (OEM) must ensure that FCC labelling requirements are met. This includes a clearly visible label on the outside of the OEM enclosure specifying the appropriate Cypress Semiconductor FCC identifier for this product as well as the FCC Notice above. The FCC identifier is FCC ID: WAP4008.

In any case the end product must be labeled exterior with "Contains FCC ID: WAP4008"

ANTENNA WARNING:

This device is tested with a standard SMA connector and with the antennas listed in Table 7 on page 14. When integrated in the OEMs product, these fixed antennas require installation preventing end-users from replacing them with non-approved antennas. Any antenna not in the following table must be tested to comply with FCC Section 15.203 for unique antenna connectors and Section 15.247 for emissions.

RF EXPOSURE:

To comply with FCC RF Exposure requirements, the Original Equipment Manufacturer (OEM) must ensure to install the approved antenna in the previous.

The preceding statement must be included as a CAUTION statement in manuals, for products operating with the approved antennas in Table 7 on page 14, to alert users on FCC RF Exposure compliance. Any notification to the end user of installation or removal instructions about the integrated radio module is not allowed.

The radiated output power of CYBLE-214015-01 is far below the FCC radio frequency exposure limits. Nevertheless, use CYBLE-214015-01 in such a manner that minimizes the potential for human contact during normal operation.

End users may not be provided with the module installation instructions. OEM integrators and end users must be provided with transmitter operating conditions for satisfying RF exposure compliance.



Industry Canada (IC) Certification

CYBLE-214015-01 is licensed to meet the regulatory requirements of Industry Canada (IC),

License: IC: 7922A-4008

Manufacturers of mobile, fixed or portable devices incorporating this module are advised to clarify any regulatory questions and ensure compliance for SAR and/or RF exposure limits. Users can obtain Canadian information on RF exposure and compliance from www.ic.gc.ca.

This device has been designed to operate with the antennas listed in Table 7 on page 14, having a maximum gain of 0.5 dBi. Antennas not included in this list or having a gain greater than 0.5 dBi are strictly prohibited for use with this device. The required antenna impedance is 50 ohms. The antenna used for this transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

IC NOTICE:

The device CYBLE-214015-01 complies with Canada RSS-GEN Rules. The device meets the requirements for modular transmitter approval as detailed in RSS-GEN. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept any interference received, including interference that may cause undesired operation.

IC RADIATION EXPOSURE STATEMENT FOR CANADA

This device complies with Industry Canada licence-exempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes : (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

LABELING REQUIREMENTS:

The Original Equipment Manufacturer (OEM) must ensure that IC labelling requirements are met. This includes a clearly visible label on the outside of the OEM enclosure specifying the appropriate Cypress Semiconductor IC identifier for this product as well as the IC Notice above. The IC identifier is 7922A-4008. In any case, the end product must be labeled in its exterior with "Contains IC: 7922A-4008".

European R&TTE Declaration of Conformity

Hereby, Cypress Semiconductor declares that the Bluetooth module CYBLE-214015-01 complies with the essential requirements and other relevant provisions of Directive 1999/5/EC. As a result of the conformity assessment procedure described in Annex III of the Directive 1999/5/EC, the end-customer equipment should be labeled as follows:



All versions of the CYBLE-214015-01 in the specified reference design can be used in the following countries: Austria, Belgium, Cyprus, Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Poland, Portugal, Slovakia, Slovenia, Spain, Sweden, The Netherlands, the United Kingdom, Switzerland, and Norway.

Document Number: 002-15923 Rev. *B Page 33 of 42



MIC Japan

CYBLE-214015-01 is certified as a module with type certification number 203-JN0505. End products that integrate CYBLE-214015-01 do not need additional MIC Japan certification for the end product.

End product can display the certification label of the embedded module.

Model Name: EZ-BLE PSoC Module

Part Number: CYBLE-214015-01

Manufactured by Cypress Semiconductor.





203-JN0505

KC Korea

CYBLE-214015-01 is certified for use in Korea with certificate number MSIP-CRM-Cyp-4008.

한국인증세부정보:



- 1. 제품명(모델명): 특정소출력무선기기(무선데이터통신시스템용무선기기), CYBLE-214015-01
- 2. 인증 번호: MSIP-CRM-Cyp-4008
- 3. 라이선스 소유자: Cypress Semiconductor Corporation
- 4. 제조일자: 2015.12
- 5. 제조업체/국가명: Cypress Semiconductor Corporation/ 중국

해당 무선설비는 전파혼신 가능성이 있으므로 인명안전과 관련된 서비스는 할 수 없습니다.



Packaging

Table 56. Solder Reflow Peak Temperature

Module Part Number	Package	Maximum Peak Temperature	Maximum Time at PeakTemperature	No. of Cycles
CYBLE-214015-01	32-pad SMT	260 °C	30 seconds	2

Table 57. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Module Part Number	Package	MSL
CYBLE-214015-01	32-pad SMT	MSL 3

The CYBLE-214015-01 is offered in tape and reel packaging. Figure 10 details the tape dimensions used for the CYBLE-214015-01.

Figure 10. CYBLE-214015-01 Tape Dimensions

Item	W	A _o	B₀	K _o	K,	P ₁	F	Е	D_{o}	D₁	Po	P_{2}	T
Measurement	24. 0 +0. 30	11. 3 +0.10	11.3 +0.10	2.3 +0.10		16. 0 +0.10	11. 5 +0.10	1.75	1.50	1. 50 +0.10	4.00	2. 00 +0.10	0.30




Figure 11 details the orientation of the CYBLE-214015-01 in the tape as well as the direction for unreeling.

Figure 11. Component Orientation in Tape and Unreeling Direction






Figure 12 details reel dimensions used for the CYBLE-214015-01.




Figure 12. Reel Dimensions

The CYBLE-214015-01 is designed to be used with pick-and-place equipment in an SMT manufacturing environment. The center-of-mass for the CYBLE-214015-01 is detailed in Figure 13.




Figure 13. CYBLE-214015-01 Center of Mass



Ordering Information

Table 58 lists the CYBLE-214015-01 part number and features. Table 59 lists the reel shipment quantities for the CYBLE-214015-01.

Table 58. Ordering Information

		Features													
MPN	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	UDB	Opamp (CTBm)	CapSense	Direct LCD Drive	12-bit SAR ADC	LP Comparators	TCPWM Blocks	SCB Blocks	PWMs (using UDBs)	12S (using UDB)	GPIO	Package
CYBLE-214015-01	48	256	32	4	4	1	1	1 Msps	1	4	2	4	1	25	32-SMT


Table 59. Tape and Reel Package Quantity and Minimum Order Amount

Description	Minimum Reel Quantity	Maximum Reel Quantity	Comments
Reel Quantity	500	500	Ships in 500 unit reel quantities.
Minimum Order Quantity (MOQ)	500	_	
Order Increment (OI)	500	_	

The CYBLE-214015-01 is offered in tape and reel packaging. The CYBLE-214015-01 ships with a maximum of 500 units/reel.

Part Numbering Convention

The part numbers are of the form CYBLE-ABCDEF-GH where the fields are defined as follows.



For additional information and a complete list of Cypress Semiconductor BLE products, contact your local Cypress sales representative. To locate the nearest Cypress office, visit our website.

U.S. Cypress Headquarters Address	198 Champion Court, San Jose, CA 95134
U.S. Cypress Headquarter Contact Info	(408) 943-2600
Cypress website address	http://www.cypress.com



Acronyms

Table 60. Acronyms Used in this Document

	ronyms Used in this Document
Acronym	Description
ABUS	analog local bus
ADC	analog-to-digital converter
AG	analog global
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
ARM [®]	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BLE	Bluetooth Low Energy
Bluetooth SIG	Bluetooth Special Interest Group
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CE	European Conformity
CSA	Canadian Standards Association
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
	Internory

Table 60. Acronyms Used in this Document (continued)

Acronym	Description
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge
ETM	embedded trace macrocell
FCC	Federal Communications Commission
FET	field-effect transistor
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HCI	host controller interface
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol
IC	Industry Canada
IIR	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
KC	Korea Certification
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTL	low-voltage transistor-transistor logic



Table 60. Acronyms Used in this Document (continued)

Acronym	Description
MAC	multiply-accumulate
MCU	microcontroller unit
MIC	Ministry of Internal Affairs and Communications (Japan)
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
Opamp	operational amplifier
PAL	programmable array logic, see also PLD
PC	program counter
PCB	printed circuit board
PGA	programmable gain amplifier
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
PLA	programmable logic array
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration data sheet
POR	power-on reset
PRES	precise power-on reset
PRS	pseudo random sequence
PS	port read data register
PSoC [®]	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
QDID	qualification design ID
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I ² C serial clock

Table 60. Acronyms Used in this Document (continued)

Acronym	Description
SDA	I ² C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SMT	surface-mount technology; a method for producing electronic circuitry in which the components are placed directly onto the surface of PCBs
SOC	start of conversion
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset
STN	super twisted nematic
SWD	serial wire debug, a test protocol
SWV	single-wire viewer
TD	transaction descriptor, see also DMA
THD	total harmonic distortion
TIA	transimpedance amplifier
TN	twisted nematic
TRM	technical reference manual
TTL	transistor-transistor logic
TUV	Germany: Technischer Überwachungs-Verein (Technical Inspection Association)
TX	transmit
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
UDB	universal digital block
USB	Universal Serial Bus
USBIO	USB input/output, PSoC pins used to connect to a USB port
VDAC	voltage DAC, see also DAC, IDAC
WDT	watchdog timer
WOL	write once latch, see also NVL
WRES	watchdog timer reset
XRES	external reset I/O pin
XTAL	crystal



Document Conventions

Units of Measure

Table 61. Units of Measure

Symbol	Unit of Measure			
°C	degrees Celsius			
dB	decibel			
dBm	decibel-milliwatts			
fF	femtofarads			
Hz	hertz			
KB	1024 bytes			
kbps	kilobits per second			
Khr	kilohour			
kHz	kilohertz			
kΩ	kilo ohm			
ksps	kilosamples per second			
LSB	least significant bit			
Mbps	megabits per second			
MHz	megahertz			
ΜΩ	mega-ohm			
Msps	megasamples per second			
μΑ	microampere			
μF	microfarad			
μH	microhenry			
μs	microsecond			
μV	microvolt			
μW	microwatt			
mA	milliampere			
ms	millisecond			
mV	millivolt			
nA	nanoampere			
ns	nanosecond			
nV	nanovolt			
Ω	ohm			
pF	picofarad			
ppm	parts per million			
ps	picosecond			
s	second			
sps	samples per second			
sqrtHz	square root of hertz			
V	volt			



Document History Page

Document Title: CYBLE-214015-01 EZ-BLE™ PSoC [®] Bluetooth 4.2 Module Document Number: 002-15923					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	5428716	DSO	09/07/2016	Preliminary datasheet for CYBLE-214015-01 module.	
*A	5536076	DSO	11/29/2016	Updated More Information: Added EZ-Serial™ BLE Firmware Platform section. Updated Overview: Updated Figure 1 to specify that Bottom View is "Seen from Bottom". Updated Recommended Host PCB Layout: Updated Figure 4, Figure 5, and Figure 6 captions to specify that these as "Seen on Host PCB". Updated Power Supply Connections and Recommended External Components: Updated Figure 7 and Figure 8 to specify that these are "Seen from Bottom". Updated Digital and Analog Capabilities and Connections: Updated Table 4: Updated TCPWM column to add TCPWM capability on Port 2 pins. Added Footnote 3. Updated Document History Page: Remove "," from Document Title.	
*B	5554670	DSO	12/15/2016	Updated Table 5: Port 2.x OPAMP definitions changed to CTBm0 instead of CTBm1. Updated Power Supply Connections and Recommended External Components: Updated typo to state that the use of one to three ferrite beads will depend on the application configuration.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

ARM® Cortex® Microcontrollers

cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

PSoC®Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation 2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.