## General Description

The MAX8884Y/MAX8884Z step-down converters with dual low-dropout (LDO) linear regulators are intended to power low-voltage microprocessors, DSPs, camera and Wi-Fi modules, or other point of load applications in portable devices. These ICs feature high efficiency with small external component size. The step-down converter output voltage is pin selectable between 1.2 V and 1.8 V , and provides guaranteed output current of 700 mA . The 2/4MHz hysteretic-PWM control scheme allows for tiny external components and reduces no-load operating current to $50 \mu \mathrm{~A}$. Two low quiescent current, low-noise LDOs operate down to 2.7 V supply voltage. Two switching frequency options are available-MAX8884Y ( 2 MHz ) and MAX8884Z (4MHz)—allowing optimization for smallest solution size or highest efficiency. Fast switching allows the use of small ceramic $2.2 \mu \mathrm{~F}$ input and output capacitors while maintaining low ripple voltage. The MAX8884Y/MAX8884Z have individual enables for each output, maximizing flexibility.
The MAX8884Y/MAX8884Z are available in a 16-bump, $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ CSP package ( 0.7 mm max height).

Applications
Cell Phones/Smartphones
PDA and Palmtop Computers
Portable MP3 and DVD Players
Digital Cameras, Camcorders
PCMCIA Cards
Handheld Instruments
Typical Operating Circuit


- Step-Down Converter

Pin-Selectable Output Voltage (1.2V/1.8V)
2 MHz or 4 MHz Switching Frequency
Low-Output Voltage Ripple
700mA Output Drive Capability
Simple Logic ON/OFF Control
Tiny External Components

- Low-Noise LDOs
$2 \times 300 \mathrm{~mA}$ LDO
Pin-Selectable Output Voltage (LDO1)
Low $26 \mu \mathrm{~V}_{\text {RMS }}$ (typ) Output Noise
High 65dB (typ) PSRR
Simple Logic ON/OFF Control
- Low 0.1 1 A Shutdown Current
- 2.7V to 5.5V Supply Voltage Range
- Thermal Shutdown
- Tiny, $2 \mathrm{~mm} \times 2 \mathrm{~mm} \times$ 0.65mm CSP Package ( $4 \times 4$ Grid)

Ordering Information

| PART | PIN-PACKAGE | SWITCHING <br> FREQUENCY |
| :---: | :--- | :---: |
| MAX8884YEREKE+T | 16 CSP | 2 MHz |
| MAX8884ZEREKE+T | 16 CSP | 4 MHz |

Note: All devices are specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operating temperature range.
+Denotes a lead(Pb)-free/RoHS-compliant package.
$T=$ Tape and reel.
Typical Application Circuit appears at end of data sheet.
Pin Configuration

TOP VIEW
(BUMPS ON BOTTOM)


CSP

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

## 700mA DC-DC Step-Down Converters with Dual 300mA LDO in $\mathbf{2 m m} \times \mathbf{2 m m}$ CSP

## ABSOLUTE MAXIMUM RATINGS

IN1A, IN1B, IN2, REFBP to AGND $\qquad$ .-0.3 V to +6.0 V FB to PGND $\qquad$ -0.3 V to +6.0 V SEL, BUCK_EN to AGND.................-0.3V to (VIN1A/VIN1B $+0.3 V$ ) LDO1, LDO2, LDO1_EN, LDO2_EN
$\qquad$ .-0.3V to (VIN2 $+0.3 \mathrm{~V})$ IN2 to IN1A, IN1B
-0.3 V to +0.3 V
AGND to PGND.
-0.3 V to +0.3 V
*These ICs are constructed using a unique set of packaging techniques imposing a limit on the thermal profile used during board level solder attach and rework. This limit permits only the use of the solder profiles recommended in the industry-standard specification, JEDEC 020A, paragraph 7.6, Table 3 for IR/VPR and Convection reflow. Preheating is required. Hand or wave soldering is not allowed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{I N 1 A}=V_{I N 1 B}=V_{I N 2}=V_{\text {LDO1_EN }}=V_{\text {LDO2_EN }}=V_{B U C K \_E N}=3.6 \mathrm{~V} . \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$, typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLY |  |  |  |  |  |  |
| Input Voltage | VIN1A, VIN1B, VIN2 |  | 2.7 |  | 5.5 | V |
| Input Undervoltage Threshold | $\mathrm{V}_{\text {IN1A }}$, VIN1B, VIN2 rising, 180mV typical hysteresis |  | 2.52 | 2.63 | 2.70 | V |
| Shutdown Supply Current | $\begin{aligned} & \text { VBUCK_EN }=\text { VLDO1_EN }= \\ & \text { VLDO2_EN }=0 \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.1 | 4 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 0.1 |  |  |
| No-Load Supply Current | V ${ }_{\text {BUCK_EN }}=0$, ILDO1 $=\mathrm{I}_{\text {LDO2 }}=0 \mathrm{~A}$ |  |  | 140 | 230 | $\mu \mathrm{A}$ |
|  | VLDO1_EN $=$ VLDO2_EN $=0$, IBUCK $=0$, , no switching |  |  | 50 | 80 | $\mu \mathrm{A}$ |
| THERMAL PROTECTION |  |  |  |  |  |  |
| Thermal Shutdown | $\mathrm{T}_{\text {A }}$ rising, $20^{\circ} \mathrm{C}$ typical hysteresis |  | +160 |  |  | ${ }^{\circ} \mathrm{C}$ |
| LOGIC CONTROL |  |  |  |  |  |  |
| Logic Input-High Voltage (BUCK_EN, SEL, LDO1_EN, LDO2_EN) | $2.7 \mathrm{~V} \Delta \mathrm{~V}_{\text {IN1A }}=\mathrm{V}_{\text {IN1B }}=\mathrm{V}_{\text {IN2 }} \Delta 5.5 \mathrm{~V}$ |  | 1.3 |  |  | V |
| Logic Input-Low Voltage (BUCK_EN, SEL, LDO1_EN, LDO2_EN) | $2.7 \mathrm{~V} \Delta \mathrm{~V}_{\text {IN1A }}=\mathrm{V}_{\text {IN1B }}=\mathrm{V}_{\text {IN2 }} \Delta 5.5 \mathrm{~V}$ |  |  |  | 0.4 | V |
| Logic Input Current (BUCK_EN, SEL, LDO1_EN, LDO2_EN) | $\mathrm{V}_{\mathrm{IL}}=0$ or $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\text {IN1A }}=5.5 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 0.1 |  |  |
| FB |  |  |  |  |  |  |
| Buck Converter Output Voltage | SEL = AGND, IBUCK $=0 \mathrm{~A}$ |  | 1.18 | 1.22 | 1.24 | V |
|  | $\mathrm{V}_{\text {SEL }}=\mathrm{V}_{\text {IN1A }}$, $\mathrm{I}_{\text {BUCK }}=0 \mathrm{~A}$ |  | 1.78 | 1.80 | 1.85 | V |
| FB Leakage Current | $\begin{aligned} & V_{I N 1 A}=V_{I N 1 B}=V_{I N 2}=5.5 \mathrm{~V}, \\ & V_{F B}=0 \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 1 |  |  |
| LX |  |  |  |  |  |  |
| On-Resistance | p-channel MOSFET switch, lıX $=-40 \mathrm{~mA}$ |  |  | 0.18 | 0.30 | $\Omega$ |
|  | n -channel MOSFET rectifier, ILX $=40 \mathrm{~mA}$ |  |  | 0.15 | 0.25 |  |

# 700mA DC-DC Step-Down Converters with Dual 300mA LDO in $\mathbf{2 m m} \times \mathbf{2 m m}$ CSP 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{I N 1 A}=V_{\text {IN1B }}=V_{\text {IN2 }}=V_{\text {LDO1_EN }}=V_{\text {LDO2_EN }}=V_{B U C K \_E N}=3.6 \mathrm{~V} . \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$, typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LX Leakage Current | $\begin{aligned} & V_{I N 1 A}=V_{I N 1 B}=V_{I N 2}=5.5 \mathrm{~V}, \\ & V_{L X}=0 \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ | 1 |  |  |  |
| p-Channel MOSFET Peak Current Limit | $V_{L X}=0$ |  | 0.8 | 1.0 | 1.2 | A |
| n-Channel MOSFET Valley Current Limit |  |  | 0.6 | 0.8 | 1.0 | A |
| n-Channel MOSFET <br> Zero-Crossing Threshold | MAX8884Y_ |  | 40 |  |  | mA |
|  | MAX8884Z_ |  | 60 |  |  |  |
| Minimum On-Time |  |  |  | 0.07 |  | $\mu \mathrm{s}$ |
| Minimum Off-Time |  |  |  | 0.06 |  | $\mu \mathrm{s}$ |
| Power-Up Delay | From $V_{\text {BUCK_EN }}$ rising to $V_{\text {LX }}$ rising |  |  | 120 | 250 | $\mu \mathrm{s}$ |
| LDO1, LDO2 |  |  |  |  |  |  |
| Output Voltage VLDO1 | $\begin{aligned} & \mathrm{V} \text { IN2 }=5.5 \mathrm{~V}, \mathrm{ILDO}_{-}=1 \mathrm{~mA} ; \\ & \mathrm{V} \text { IN2 }=3.4 \mathrm{~V}, \mathrm{ILDO}_{-}=100 \mathrm{~mA} \end{aligned}$ | SEL = AGND | 1.764 | 1.800 | 1.836 | V |
|  |  | SEL = IN1_ | 2.800 |  |  |  |
| Output Voltage VLDO2 | $\begin{aligned} & \mathrm{V} \text { IN2 }=5.5 \mathrm{~V}, \mathrm{ILDO}_{\mathrm{L}}=1 \mathrm{~mA} ; \\ & \mathrm{V} \text { IN2 }=3.4 \mathrm{~V}, \mathrm{ILDO}_{-}=100 \mathrm{~mA} \end{aligned}$ |  | 2.770 | 2.800 | 2.830 | V |
| Output Current |  |  | 300 |  |  | mA |
| Current Limit | $\mathrm{V}_{\text {LDO_ }}=0$ |  | 310 | 450 | 750 | mA |
| Dropout Voltage | $\mathrm{l}_{\text {LDO_ }}=100 \mathrm{~mA}, \mathrm{~T}_{\text {A }}=+25^{\circ} \mathrm{C}\left(\mathrm{V}_{\text {LDO_ }} \geq 2.5 \mathrm{~V}\right)$ |  |  | 70 | 200 | mV |
| Line Regulation | VIN2 stepped from 3.5 V to 5.5 V , $1 \mathrm{LDO} \mathrm{L}_{-}=100 \mathrm{~mA}$ |  |  | 2.4 |  | mV |
| Load Regulation | lLDO_ stepped from $50 \mu \mathrm{~A}$ to 200 mA |  |  | 25 |  | mV |
| Power-Supply Rejection VLDO_/ VIN2 | $10 \mathrm{~Hz} \text { to } 100 \mathrm{kHz}, \mathrm{~V}_{\text {LDO_ }}=1.8 \mathrm{~V} \text {, }$$\text { CLDO_ }=2.2 \mu \mathrm{~F}, \mathrm{ILDO}_{-}=30 \mathrm{~mA}$ |  | 65 |  |  | dB |
| Output Noise | $\begin{aligned} & 10 \mathrm{~Hz} \text { to } 100 \mathrm{kHz} \text {, } \mathrm{VLDO}_{\text {LDO }}=1.8 \mathrm{~V}, \\ & \mathrm{CLDO}_{-}=2.2 \mu \mathrm{~F}, \mathrm{LLDO}_{-}=30 \mathrm{~mA} \end{aligned}$ |  | 26 |  |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| Output Capacitor for Stable Operation | $0<1$ LDO_ < 10mA |  |  | 0.1 |  | $\mu \mathrm{F}$ |
|  | 10 mA < lLDO_ < 200 mA |  |  | 1 |  |  |
|  | 200 mA < lLDO_ < 300mA |  |  | 2.2 |  |  |
| Shutdown Output Impedance | VLDO1_EN $=$ VLDO2_EN $=0$ |  |  | 100 |  | $\Omega$ |
| Power-Up Delay | From VLDO_EN rising to VLDO_ output rising |  |  | 150 | 250 | $\mu \mathrm{s}$ |
| REFBP |  |  |  |  |  |  |
| REFBP Output Voltage | $0 \Delta \operatorname{lREFBP} \Delta 1 \mu \mathrm{~A}$ |  | 1.237 | 1.250 | 1.263 | V |
| REFBP Supply Rejection | VIN2 stepped from 2.55 V to 5.5 V |  |  | 0.2 | 5 | mV |

Note 1: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Limits over the operating temperature range are guaranteed by design.

## 700mA DC-DC Step-Down Converters with Dual 300mA LDO in $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ CSP

$\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathbb{N} 1 \mathrm{~A}}=\mathrm{V}_{\mathbb{I N 1 B}}=\mathrm{V}_{\mathbb{I N} 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{BUCK}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO}}=2.8 \mathrm{~V}, \mathrm{MAX} 8884 \mathrm{YEVKIT}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


# 700mA DC-DC Step-Down Converters with Dual 300mA LDO in 2mm x 2mm CSP 

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IN} 1 \mathrm{~A}}=\mathrm{V}_{\text {IN1B }}=\mathrm{V}_{\mathrm{IN} 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{BUCK}}=1.2 \mathrm{~V}, \mathrm{~V}_{\text {LDO1 }}=1.8 \mathrm{~V}, \mathrm{~V}\right.$ LDO2 $=2.8 \mathrm{~V}, \mathrm{MAX8884YEVKIT}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$


## 700mA DC-DC Step-Down Converters with Dual 300mA LDO in $\mathbf{2 m m} \times \mathbf{2 m m}$ CSP

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IN} 1 \mathrm{~A}}=\mathrm{V}_{\text {IN1B }}=\mathrm{V}_{\mathrm{IN} 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{BUCK}}=1.2 \mathrm{~V}, \mathrm{~V}_{\text {LDO1 }}=1.8 \mathrm{~V}, \mathrm{~V}\right.$ LDO2 $=2.8 \mathrm{~V}, \mathrm{MAX8884YEVKIT}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$



LDO POWER SUPPLY RIPPLE REJECTION, $\mathrm{V}_{0 U T}=1.8 \mathrm{~V}$

ldo OUTPUT VOLtage NOISE WAVEFORM, $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$


# 700mA DC-DC Step-Down Converters with Dual 300mA LDO in $\mathbf{2 m m} \times \mathbf{2 m m}$ CSP 

Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IN} 1 \mathrm{~A}}=\mathrm{V}_{\mathrm{IN} 1 \mathrm{~B}}=\mathrm{V}_{\mathrm{IN} 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{BUCK}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO}}=2.8 \mathrm{~V}, \mathrm{MAX8884YEVKIT}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted $)$





LD01, LD02 LOAD TRANSIENT RESPONSE


## 700mA DC-DC Step-Down Converters with Dual 300mA LDO in $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ CSP

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IN} 1 \mathrm{~A}}=\mathrm{V}_{\text {IN1B }}=\mathrm{V}_{\text {IN2 }}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{BUCK}}=1.2 \mathrm{~V}, \mathrm{~V}_{\text {LDO1 }}=1.8 \mathrm{~V}, \mathrm{~V}\right.$ LDO2 $=2.8 \mathrm{~V}, \mathrm{MAX8884YEVKIT}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.$)$

$100 \mu \mathrm{~s} / \mathrm{div}$


MAX8884Z SWITCHING FREQUENCY
vs. OUTPUT CURRENT (VOUT $=1.8 \mathrm{~V}$ )





# 700mA DC-DC Step-Down Converters with Dual 300mA LDO in $\mathbf{2 m m} \times \mathbf{2 m m}$ CSP 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| A1 | REFBP | Reference Noise Bypass. Bypass REFBP to AGND with a $0.033 \mu F$ ceramic capacitor to reduce noise on the LDO outputs. REFBP is internally pulled to ground through a $1 \mathrm{k} \Omega$ resistor during shutdown. |
| A2 | AGND | Low-Noise Analog Ground. Connect to common ground plane. |
| A3 | NC1 | No Internal Connection. Connect NC1 to ground. |
| A4 | PGND | Power Ground for Step-Down Converter. Connect to common ground plane. |
| B1 | LDO2 | 300 mA LDO Regulator 2 Output. For 300 mA application, bypass LDO2 with a $2.2 \mu \mathrm{~F}$ ceramic capacitor as close as possible to LDO2 and AGND. For low-output current capability, up to 10 mA , an output capacitor of $0.1 \mu \mathrm{~F}$ is sufficient to keep the output voltage stable. LDO2 is internally pulled to ground through a $100 \Omega$ resistor when this regulator is disabled. |
| B2 | BUCK_EN | Step-Down Converter Enable Input. Connect BUCK_EN to IN1_ or logic-high for normal operation. Connect BUCK_EN to AGND or logic-low for step-down shutdown mode. |
| B3 | LDO2_EN | LDO2 Enable Input. Connect LDO2_EN to IN2 or logic-high for normal operation. Connect LDO2_EN to AGND or logic-low for LDO2 shutdown mode. |
| B4 | LX | Inductor Connection. Connect an inductor from LX to the output of the step-down converter. |
| C1 | IN2 | Supply Voltage Input for LDO1, LDO2, and Internal Reference. Connect IN2 to a battery or supply voltage from 2.7 V to 5.5 V . Bypass IN2 with a $4.7 \mu \mathrm{~F}$ ceramic capacitor as close as possible to IN 2 and AGND. Connect IN2 to the same source as IN1A and IN1B. |
| C2 | SEL | Output Voltage Selection for LDO1 and Step-Down Converter. Connect to IN1_ or AGND for output voltage selection. See Table 1. |
| C3, C4 | IN1B, IN1A | Supply Voltage Input for Step-Down Converter. Connect IN1B and IN1A to a battery or supply voltage from 2.7 V to 5.5 V . Bypass the connection of IN 1 B and IN 1 A with a $2.2 \mu \mathrm{~F}$ ceramic capacitor as close as possible to IN1B, IN1A, and PGND. IN1A and IN1B are internally connected together. Connect IN1A and IN1B to the same source as IN2. |
| D1 | LDO1 | 300 mA LDO Regulator 1 Output. For 300 mA application, bypass LDO1 with a $2.2 \mu \mathrm{~F}$ ceramic capacitor as close as possible to LDO1 and AGND. For low-output current capability, up to 10 mA , an output capacitor of $0.1 \mu \mathrm{~F}$ is sufficient to keep output voltage stable. LDO1 is internally pulled to AGND through a $100 \Omega$ resistor when this regulator is disabled. |
| D2 | LDO1_EN | LDO1 Enable Input. Connect LDO1_EN to IN2 or logic-high for normal operation. Connect LDO1_EN to AGND or logic-low for LDO1 shutdown mode. |
| D3 | NC2 | No Internal Connection. Connect NC2 to ground. |
| D4 | FB | FB is Connected to the Internal Feedback Network |

## Detailed Description

The MAX8884Y/MAX8884Z are designed to power the subcircuits within a system. These ICs contain a highfrequency, high-efficiency step-down converter and two LDOs. The step-down converter delivers 700mA with either 1.2 V or 1.8 V selectable output voltage using SEL. The hysteretic PWM control scheme provides extremely fast transient response, while 2 MHz and 4 MHz switching frequency options allow the trade-off between efficiency and the smallest external components. The MAX8884Y/MAX8884Z linear regulators can be used to power loads requiring a low output noise supply.

Step-Down Converter Control Scheme
A hysteretic PWM control scheme ensures high efficiency, fast switching, fast transient response, low-output voltage ripple, and physically tiny external components. The control scheme is simple: when the output voltage is below the regulation threshold, the error comparator begins a switching cycle by turning on the high-side switch. This high-side switch remains on until the minimum on-time expires and output voltage is within regulation, or the inductor current is above the current-limit threshold. Once off, the high-side switch remains off until the minimum off-time expires and the output voltage falls again below the regulation threshold. During

# 700mA DC-DC Step-Down Converters with Dual 300mA LDO in 2mm x 2mm CSP 

the off period, the low-side synchronous rectifier turns on and remains on until the high-side switch turns on again. The internal synchronous rectifier eliminates the need for an external Schottky diode.
Hysteretic control is sometimes referred to as ripple control, since voltage ripple is used to control when the highside and low-side switches are turned on and off. To ensure stability with low ESR ceramic output capacitors, the MAX8884Y/MAX8884Z combine ripple from the output with the ramp signal generated by the switching node (LX). This is seen in Figure 2 with resistor R1 and capacitor C1 providing the combined ripple signal. Injecting ramp from the switch node also improves line regulation, since the slope of the ramp adjusts with changes in input voltage.
Hysteretic control has a significant advantage over fixed frequency control schemes: fast transient response. Hysteretic control uses an error comparator, instead of an error amplifier with compensation, and there is no fixed frequency clock. Therefore, a hysteretic converter reacts virtually immediately to any load transient on the output, without having to wait for a new clock pulse, or for the output of the error amplifier to move, as with a fixed-frequency converter.
With a fixed-frequency step-down converter, the magnitude of output voltage ripple is a function of the switching frequency, inductor value, output capacitor and ESR, and input and output voltage. Since the inductance value and switching frequency are fixed, the output ripple varies with changes in line voltage. With a hysteretic step-down converter, since the ripple voltage is essentially fixed, the switching frequency varies with changes in line voltage. Some variation with load current is also seen, however, this is part of what gives the hysteretic converter its great transient response.
See the Typical Operating Characteristics section for more information on how switching frequency can change with load and line changes.
At inductor currents below $40 \mathrm{~mA}(60 \mathrm{~mA})$, the MAX8884Y (MAX8884Z) automatically switches to pulse-skipping mode to improve light-load efficiency. Output voltage ripple remains low at all loads, while the skip-mode switching frequency remains ultrasonic down to 1 mA (typ) loads.

## Voltage Positioning Load Regulation

The MAX8884Y/MAX8884Z step-down converters utilize a unique feedback network. By taking a DC feedback from the LX node through R1 in the Block Diagram, the usual phase lag due to the output capacitor is
removed, making the loop exceedingly stable and allowing the use of very small ceramic output capacitors. To improve the load regulation, resistor R3 is included in the feedback (see the Block Diagram). This configuration yields load regulation equal to half the inductor's series resistance multiplied by the load current. This voltage positioning load regulation greatly reduces overshoot during load transients.

$$
\begin{aligned}
& V_{B U C K}=V_{\text {BUCK_NO _LOAD }}-\frac{\text { LOAD } \times R_{D C R}}{2} \\
& \text { LLOAD }=\text { load current } \\
& R_{D C R}=D C \text { impedance of inductor } \\
& V_{B U C K ~} \text { NO _LOAD }=1.2 \mathrm{~V} \text { or } 1.8 \mathrm{~V} \text { depending on } \mathrm{SEL}
\end{aligned}
$$

## SEL Output Voltage Selection

SEL is used to determine the output voltage of the buck converter and LDO1. See Table 1.

## Shutdown Mode

Drive BUCK_EN to logic-low to place the MAX8884Y/ MAX8884Z step-down converter in shutdown mode. In shutdown, the control circuitry, internal switching MOSFET, and synchronous rectifier turn off and LX becomes high impedance.
The LDOs are individually enabled. Connect LDO1_EN and LDO2_EN to GND or logic-low to place LDO1 and LDO2 in shutdown mode. In shutdown, the outputs of the LDOs are pulled to ground through an internal $100 \Omega$ resistor.
When the step-down converter and all LDOs are in shutdown, the MAX8884Y/MAX8884Z enter a very low-power state, where the input current drops to $0.1 \mu \mathrm{~A}$ (typ).

Step-Down Converter Soft-Start
The MAX8884Y/MAX8884Z step-down converter uses internal soft-start circuitry to limit inrush current at startup, reducing transients on the input source. Soft-start is particularly useful for supplies with high output impedance such as $\mathrm{Li}+$ and alkaline cells. See the soft-start waveforms in the Typical Operating Characteristics.

Table 1. SEL Output Voltage Selection

| SEL | BUCK CONVERTER <br> OUTPUT VOLTAGE <br> (V) | LDO1 <br> OUTPUT VOLTAGE <br> (V) |
| :---: | :---: | :---: |
| AGND | 1.2 | 1.8 |
| IN1_ | 1.8 | 2.8 |

# 700mA DC-DC Step-Down Converters with Dual 300mA LDO in $\mathbf{2 m m} \times \mathbf{2 m m}$ CSP 


#### Abstract

Thermal Shutdown Thermal shutdown limits total power dissipation in the MAX8884Y/MAX8884Z. If the junction temperature exceeds $+160^{\circ} \mathrm{C}$, thermal shutdown circuitry turns off the MAX8884Y/MAX8884Z, allowing the ICs to cool. The ICs turn on and begin soft-start after the junction temperature cools by $20^{\circ} \mathrm{C}$. This results in a pulsed output during continuous thermal-overload conditions.


## Applications Information


#### Abstract

Output Voltages The MAX8884Y/MAX8884Z DC-DC step-down converter sets the BUCK and LDO1 output voltage based on the state of SEL. See Table 1. Contact the factory for other output voltage options.


## LDO Dropout Voltage

The regulator's minimum input/output differential (or dropout voltage) determines the lowest usable supply voltage. In battery-powered systems, this determines the useful end-of-life battery voltage. Because the MAX8884Y/MAX8884Z LDOs use a p-channel MOSFET pass transistor, their dropout voltages are a function of drain-to-source on-resistance (RDS(ON)) multiplied by the load current (see the Typical Operating Characteristics).

## Inductor Selection

The MAX8884Y operates with a switching frequency of 2 MHz and utilizes a $2.2 \mu \mathrm{H}$ inductor. The MAX8884Z operates with a switching frequency of 4 MHz and utilizes a $1 \mu \mathrm{H}$ inductor. The higher switching frequency of the MAX8884Z allows the use of physically smaller inductors at the cost of lower efficiency. The lower switching frequency of the MAX8884Y results in greater efficiency at the cost of a physically larger inductor. See the Typical Operating Characteristics for efficiency graphs for both the MAX8884Y and the MAX8884Z.
The inductor's DC current rating only needs to match the maximum load of the application because the MAX8884Y/MAX8884Z feature zero current overshoot during startup and load transients. For optimum transient response and high efficiency, choose an inductor with DC series resistance in the $50 \mathrm{~m} \Omega$ to $150 \mathrm{~m} \Omega$ range. See Table 2 for suggested inductors and manufacturers.

## Output Capacitor Selection

For the DC-DC step-down converter, the output capacitor CBUCK is required to keep the output voltage ripple small and ensure regulation loop stability. CBUCK must have low impedance at the switching frequency. Ceramic capaci-
tors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. Due to the unique feedback network, the output capacitance can be very low. A $2.2 \mu \mathrm{~F}$ ceramic capacitor is recommended for most applications. For optimum load-transient performance and very low output ripple, the output capacitor value can be increased.
For LDO1 and LDO2, the minimum output capacitance required is dependent on the load currents. For loads lighter than 10 mA , it is sufficient to use a $0.1 \mu \mathrm{~F}$ ceramic capacitor for stable operation over the full temperature range. For loads up to 200 mA , an output capacitor of $1 \mu \mathrm{~F}$ is sufficient for stable operation over the entire temperature range. Operating the LDO at maximum rated current the LDO1 and LDO2 requires a $2.2 \mu \mathrm{~F}$ ceramic capacitor. Using larger output capacitors reduces output noise and improves load-transient response, stability, and power-supply rejection.
Note that some ceramic dielectrics exhibit large capacitance and ESR variation with temperature. With dielectrics such as Z 5 U and Y 5 V , it is necessary to use $4.7 \mu \mathrm{~F}$ or more to ensure stability at temperatures below $-10^{\circ} \mathrm{C}$. With X7R or X5R dielectrics, $2.2 \mu \mathrm{~F}$ is sufficient at all operating temperatures. These regulators are optimized for ceramic capacitors. Tantalum capacitors are not recommended.

## Input Capacitor Selection

The input capacitor (CIN1) of the DC-DC step-down converter reduces the current peaks drawn from the battery or input power source and reduces switching noise in the MAX8884Y/MAX8884Z. The impedance of CIN1 at the switching frequency should be kept very low. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. A $2.2 \mu \mathrm{~F}$ ceramic capacitor is recommended for most applications. For optimum noise immunity and low input ripple, the input capacitor value can be increased.
For the LDOs, use an input capacitance equal to the value of the sum of the output capacitance of LDO1 and LDO2. Larger input capacitor values and lower ESR provide better noise rejection and line transient response.
Note that some ceramic dielectrics exhibit large capacitance and ESR variation with temperature. With dielectrics such as $\mathrm{Z5U}$ and Y 5 V , it may be necessary to use two times the sum of the output capacitor value of LDO1 and LDO2 (or larger) to ensure stability at temperatures below $-10^{\circ} \mathrm{C}$. With X7R or X5R dielectrics, a capacitance equal to the sum is sufficient at all operating temperatures.

## 700mA DC-DC Step-Down Converters with Dual 300mA LDO in 2mm x 2mm CSP

Table 2. Suggested Inductors

| MANUFACTURER | SERIES | INDUCTANCE ( $\mu \mathrm{H}$ ) | ESR <br> ( $\Omega$ ) | CURRENT RATING (mA) | DIMENSIONS (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Taiyo Yuden | CB2016T | $\begin{aligned} & 1.0 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 0.09 \\ & 0.13 \end{aligned}$ | 510 | $\begin{gathered} 2.0 \times 1.6 \times 1.8 \\ =5.8 \mathrm{~mm}^{3} \end{gathered}$ |
|  | CB2518T | $\begin{aligned} & 2.2 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & 0.09 \\ & 0.13 \end{aligned}$ | $\begin{aligned} & 510 \\ & 340 \end{aligned}$ | $2.5 \times 1.8 \times 2.0=9 \mathrm{~mm}^{3}$ |
| FDK | MIPF2520 | $\begin{aligned} & 1.0 \\ & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.07 \\ & 0.08 \end{aligned}$ | $\begin{aligned} & 1500 \\ & 1500 \\ & 1300 \end{aligned}$ | $\begin{aligned} & 2.5 \times 2.0 \times 1.0 \\ &=5 \mathrm{~mm}^{3} \end{aligned}$ |
|  | MIPF2016 | $\begin{aligned} & 1.0 \\ & 2.2 \end{aligned}$ | 0.11 | 1100 | $\begin{gathered} 2.0 \times 1.6 \times 1.0 \\ =3.2 \mathrm{~mm}^{3} \end{gathered}$ |
| Murata | LQH32C_53 | $\begin{aligned} & 1.0 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 0.06 \\ & 0.10 \end{aligned}$ | $\begin{gathered} 1000 \\ 790 \end{gathered}$ | $\begin{gathered} 3.2 \times 2.5 \times 1.7 \\ =14 \mathrm{~mm}^{3} \end{gathered}$ |
| TOKO | D3010FB | 1.0 | 0.20 | 1170 | $\begin{gathered} 3.0 \times 3.0 \times 1.0 \\ =9 \mathrm{~mm}^{3} \end{gathered}$ |
|  | D2812C | $\begin{aligned} & 1.2 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 0.09 \\ & 0.15 \end{aligned}$ | $\begin{aligned} & 860 \\ & 640 \end{aligned}$ | $\begin{gathered} 3.0 \times 3.0 \times 1.2 \\ =11 \mathrm{~mm}^{3} \end{gathered}$ |
|  | D310F | $\begin{aligned} & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 0.13 \\ & 0.17 \end{aligned}$ | $\begin{aligned} & 1230 \\ & 1080 \end{aligned}$ | $\begin{gathered} 3.6 \times 3.6 \times 1.0 \\ =13 \mathrm{~mm}^{3} \end{gathered}$ |
|  | D312C | $\begin{aligned} & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 0.10 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & 1290 \\ & 1140 \end{aligned}$ | $\begin{gathered} 3.6 \times 3.6 \times 1.2 \\ =16 \mathrm{~mm}^{3} \end{gathered}$ |
| Sumida | CDRH2D09 | $\begin{aligned} & 1.2 \\ & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 0.08 \\ & 0.09 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & 590 \\ & 520 \\ & 440 \end{aligned}$ | $\begin{gathered} 3.0 \times 3.0 \times 1.0 \\ =9 \mathrm{~mm}^{3} \end{gathered}$ |
|  | CDRH2D11 | $\begin{aligned} & 1.5 \\ & 2.2 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.08 \\ & 0.10 \end{aligned}$ | $\begin{aligned} & 680 \\ & 580 \\ & 450 \end{aligned}$ | $\begin{gathered} 3.2 \times 3.2 \times 1.2 \\ =12 \mathrm{~mm}^{3} \end{gathered}$ |
| Coilcraft | LPO3310 | $\begin{aligned} & 1.0 \\ & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 0.07 \\ & 0.10 \\ & 0.13 \end{aligned}$ | $\begin{aligned} & 1600 \\ & 1400 \\ & 1100 \end{aligned}$ | $\begin{gathered} 3.3 \times 3.3 \times 1.0 \\ =11 \mathrm{~mm}^{3} \end{gathered}$ |
| Panasonic | ELC3FN | $\begin{aligned} & 1.0 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 0.08 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & 1400 \\ & 1000 \end{aligned}$ | $\begin{gathered} 3.2 \times 3.2 \times 1.2 \\ =12 \mathrm{~mm}^{3} \end{gathered}$ |
|  | ELL3GM | $\begin{aligned} & 1.0 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 0.07 \\ & 0.10 \end{aligned}$ | $\begin{aligned} & 1400 \\ & 1100 \end{aligned}$ | $\begin{gathered} 3.2 \times 3.2 \times 1.5 \\ =15 \mathrm{~mm}^{3} \end{gathered}$ |
| Hitachi | KSLI-252010 | $\begin{aligned} & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 0.070 \\ & 0.100 \end{aligned}$ | $\begin{aligned} & 2200 \\ & 1800 \end{aligned}$ | $\begin{gathered} 2.5 \times 2.0 \times 1.0 \\ =5 \mathrm{~mm}^{3} \end{gathered}$ |

# 700mA DC－DC Step－Down Converters with Dual 300mA LDO in $\mathbf{2 m m} \times \mathbf{2 m m}$ CSP 

## Reference Noise <br> Bypass Capacitor Selection

The REFBP capacitor reduces the output noise of LDO1 and LDO2．A value of $0.033 \mu \mathrm{~F}$ is sufficient for most appli－ cations．This value can be increased up to $0.150 \mu \mathrm{~F}$ with some effect on the soft－start time of the LDOs．See the Typical Operating Characteristics for more information． Do not use values greater than $0.150 \mu \mathrm{~F}$ as this degrades the performance of the internal reference voltage and has a corresponding impact on all output voltages．
Ceramic capacitors with X5R or X7R dielectric are high－ ly recommended due to their small size，low ESR，and small temperature coefficients．Note that some ceramic dielectrics exhibit large capacitance and ESR variation with temperature．With dielectrics such as Z 5 U and Y5V，it may be necessary to use two times the recom－ mended value to achieve desired output noise perfor－ mance at temperatures below $-10^{\circ} \mathrm{C}$ ．Tantalum capacitors are not recommended．

Thermal Considerations In most applications，the MAX8884Y／MAX8884Z do not dissipate much heat due to their high efficiency．But in applications where the MAX8884Y／MAX8884Z run at high ambient temperature with heavy loads，the heat dissipat－ ed may exceed the maximum junction temperature of the part．If the junction temperature reaches approximately $+160^{\circ} \mathrm{C}$ ，all power switches are turned off and LX and FB become high impedance，and LDO1 and LDO2 are pulled down to ground through an internal $100 \Omega$ resistor．
The MAX8884Y／MAX8884Z maximum power dissipation depends on the thermal resistance of the IC package and circuit board，the temperature difference between the die junction and ambient air，and the rate of airflow． The power dissipated in the device，PDISS，is：
$P_{\text {DISS }}=P_{\text {BUCK }}\left(\frac{1}{\eta B U C K}-1\right)+I_{\text {LDO1 }}\left(V_{\text {IN2 }}-V_{\text {LDO1 }}\right)+I_{\text {LDO2 }}\left(V_{\text {IN2 }}-V_{\text {LDO2 }}\right)$
where $\eta$ BUCK is the efficiency of the DC－DC step－down converter，and PBUCK is the output power of the DC－DC step－down converter．
The maximum allowed power dissipation，PMAX，is：

$$
P_{M A X}=\frac{\left(T_{J_{\_} M A X}-T_{A}\right)}{\theta_{J A}}
$$

where（ $\mathrm{TJMAX}^{-T A}$ ）is the temperature difference between the MAX8884Y／MAX8884Z die junction and the surrounding air，and $\theta_{\mathrm{JA}}$ is the thermal resistance of the junction through the PCB，copper traces，and other materials to the surrounding air．

PCB Layout High switching frequencies and relatively large peak currents make the PCB layout a very important part of design．Good design minimizes excessive EMI on the feedback paths and voltage gradients in the ground plane，resulting in a stable and well regulated output． Minimize the ground loop formed by CIN1，CBUCK，and PGND．To do this，connect CIN1 close to IN1A／IN1B and PGND．Connect the inductor and output capacitor as close as possible to the IC and keep their traces short，direct，and wide．Keep noisy traces，such as the LX node，as short as possible．Connect AGND and PGND to the common ground plane．Figure 1 illustrates an example PCB layout and routing scheme．

700mA DC-DC Step-Down Converters with Dual 300mA LDO in $\mathbf{2 m m} \times \mathbf{2 m m}$ CSP


Figure 1. Recommended PCB Layout

## 700mA DC－DC Step－Down Converters with Dual 300mA LDO in $\mathbf{2 m m} \times \mathbf{2 m m}$ CSP



Zゅ888XVW／スゅ888XVW

## 700mA DC-DC Step-Down Converters with Dual 300mA LDO in $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ CSP

## Typical Application Circuit



Package Information
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 16 CSP | R162A2+1 | $\underline{\mathbf{2 1 - 0 2 2 6}}$ |

# 700mA DC-DC Step-Down Converters with Dual 300mA LDO in $\mathbf{2 m m} \times \mathbf{2 m m}$ CSP 

| REVISION NUMBER | REVISION DATE | DESCRIPTION | PAGES CHANGED |
| :---: | :---: | :---: | :---: |
| 0 | 4/09 | Initial release | - |
| 1 | 1/10 | Added switching frequency TOCs and updated Step-Down Converter Control Scheme section | 8, 10 | implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

