## FEATURES

High common-mode transient immunity: $100 \mathrm{kV} / \mu \mathrm{s}$ High robustness to radiated and conducted noise
Low propagation delay: 13 ns maximum for 5 V operation,
15 ns maximum for 1.8 V operation
150 Mbps maximum data rate
Safety and regulatory approvals (pending)
UL recognition
5000 V rms for 1 minute per UL 1577
CSA Component Acceptance Notice 5A
VDE certificate of conformity DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
$V_{\text {IORM }}=849$ V peak
8000 V peak reinforced surge isolation voltage ( $\mathrm{V}_{\text {IOSM }}$ )
CQC certification per GB4943.1-2011
Low dynamic power consumption
1.8 V to 5 V level translation

High temperature operation: $125^{\circ} \mathrm{C}$
Fail-safe high or low options
16-lead, RoHS compliant, SOIC package

## APPLICATIONS

General-purpose multichannel isolation
Serial peripheral interface (SPI)/data converter isolation Industrial field bus isolation

## GENERAL DESCRIPTION

The ADuM230D/ADuM230E/ADuM231D/ADuM231E ${ }^{1}$ are triple-channel digital isolators based on Analog Devices, Inc., $i$ Coupler technology. Combining high speed, complementary metal-oxide semiconductor (CMOS) and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices and other integrated couplers. The maximum propagation delay is 13 ns with a pulse width distortion of less than 3 ns at 5 V operation. Channel matching is tight at 3.0 ns maximum.
The ADuM230D/ADuM230E/ADuM231D/ADuM231E data channels are independent and are available in a variety of configurations with a withstand voltage rating of 5.0 kV rms (see the Ordering Guide). The devices operate with the supply voltage on either side ranging from 1.8 V to 5 V , providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier.

FUNCTIONAL BLOCK DIAGRAMS


NIC = NO INTERNAL CONNECTION. LEAVE THIS PIN FLOATING. 㗊
Figure 1. ADuM230D Functional Block Diagram


꾼
NIC $=$ NO INTERNAL CONNECTION. LEAVE THIS PIN FLOATING.
Figure 2. ADuM230E Functional Block Diagram


Figure 3. ADuM231D Functional Block Diagram


Figure 4. ADuM231E Functional Block Diagram

Unlike other optocoupler alternatives, dc correctness is ensured in the absence of input logic transitions. Two different fail-safe options are available, by which the outputs transition to a predetermined state when the input power supply is not applied or the inputs are disabled.
${ }^{1}$ Protected by U.S. Patents $5,952,849 ; 6,873,065 ; 6,903,578 ;$ and $7,075,329$. Other patents are pending.

## TABLE OF CONTENTS

Features .....  .1
Applications. ..... 1
General Description .....  1
Functional Block Diagrams. ..... 1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics-5 V Operation ..... 3
Electrical Characteristics-3.3 V Operation ..... 4
Electrical Characteristics-2.5 V Operation ..... 6
Electrical Characteristics-1.8 V Operation ..... 7
Insulation and Safety Related Specifications ..... 9
Package Characteristics .....  9
Regulatory Information. ..... 10
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics ..... 11
REVISION HISTORY
4/16-Rev. 0 to Rev. A
Added RI-16-2 ..... Universal
Added Table 10; Renumbered Sequentially ..... 9
Added Table 13 ..... 10
Added Table 18 ..... 12
Added Figure 23 ..... 20
Updated Outline Dimensions ..... 20
Changes to Ordering Guide ..... 21
10/15-Revision 0: Initial Version

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—5 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD1} 1}=\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range of $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$, and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $C_{L}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted. Supply currents are specified with $50 \%$ duty cycle signals.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| Pulse Width | PW | 6.6 |  |  | ns | Within pulse width distortion (PWD) limit |
| Data Rate ${ }^{1}$ |  | 150 |  |  | Mbps | Within PWD limit |
| Propagation Delay | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 4.8 | 7.2 | 13 | ns | 50\% input to 50\% output |
| Pulse Width Distortion | PWD |  | 0.5 | 3 | ns | \|tPLH - tPHL| |
| Change vs. Temperature |  |  | 1.5 |  | ps $/{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew | $\mathrm{t}_{\text {PK }}$ |  |  | 6.1 | ns | Between any two devices at the same temperature, voltage, and load |
| Channel Matching |  |  |  |  |  |  |
| Codirectional | tPskco |  | 0.5 | 3.0 | ns |  |
| Opposing Direction | tPskod |  | 0.5 | 3.0 | ns |  |
| Jitter |  |  | $630$ |  | ps p-p |  |
|  |  |  | $80$ |  | ps rms | See the Jitter Measurement section |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Threshold Voltage |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \times$ |  |  | V |  |
| Logic Low | VIL |  |  | $\begin{aligned} & 0.3 \times \\ & V_{D D x} \end{aligned}$ | V |  |
| Output Voltage |  |  |  |  |  |  |
| Logic High | Vor | $V_{\text {DDx }}-0.1$ | $V_{\text {DDx }}$ |  | V | $\mathrm{lox}^{2}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times H^{3}}$ |
|  |  | $V_{D D x}-0.4$ | $\begin{aligned} & V_{D D x}- \\ & 0.2 \end{aligned}$ |  | V | $\mathrm{lox}^{2}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times H^{3}}$ |
| Logic Low | Vol |  | 0.0 | 0.1 | V | $\mathrm{lox}^{2}=20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times 1}{ }^{4}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{lox}^{2}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\text {IxL }}{ }^{4}$ |
| Input Current per Channel | 1 | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {Ix }} \leq \mathrm{V}_{\mathrm{DDX}}$ |
| $\mathrm{V}_{\mathrm{E} 2}$ Enable Input Pull-Up Current | Ipu | -10 | -3 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{E} 2}=0 \mathrm{~V}$ |
| DISABLE ${ }_{1}$ Input Pull-Down Current | IPD |  | 9 | 15 | $\mu \mathrm{A}$ | $\mathrm{DISABLE}_{1}=\mathrm{V}_{\text {DDx }}$ |
| Tristate Output Current per Channel | loz | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{0 \mathrm{x}} \leq \mathrm{V}_{\mathrm{DDx}}$ |
| Quiescent Supply Current ADuM230D/ADuM230E |  |  |  |  |  |  |
|  | $\mathrm{ldD1}$ (0) |  | 1.35 | 2.6 | mA | $\mathrm{V}_{1}{ }^{5}=0(E 0, \mathrm{DO}), 1(\mathrm{E} 1, \mathrm{D} 1)^{6}$ |
|  | $\mathrm{ldD2}$ (0) |  | 1.73 | 2.9 | mA | $\mathrm{V}_{1}^{5}=0(E 0, \mathrm{D} 0), 1(E 1, \mathrm{D} 1)^{6}$ |
|  | ldD1 (0) |  | 9.7 | 15.2 | mA | $\mathrm{V}_{1}^{5}=1$ (E0, D0), 0 (E1, D1) ${ }^{6}$ |
|  | l DD2 (Q) |  | 1.87 | 3.0 | mA | $V_{1}{ }^{5}=1(E 0, D 0), 0(E 1, D 1)^{6}$ |
| ADuM231D/ADuM231E |  |  |  |  |  |  |
|  | IDD1 (0) |  | 1.62 | 2.7 | mA | $\mathrm{V}_{1}{ }^{5}=0(E 0, \mathrm{D} 0), 1(\mathrm{E} 1, \mathrm{D} 1)^{6}$ |
|  | $\mathrm{l}_{\text {DD2 (0) }}$ |  | 1.61 | 2.8 | mA | $V_{1}{ }^{5}=0(E 0, D 0), 1(E 1, D 1)^{6}$ |
|  | 1 ldi (Q) |  | 7.4 | 11.4 | mA | $V_{1}{ }^{5}=1(E 0, D 0), 0(E 1, D 1)^{6}$ |
|  | $\mathrm{ldD2}$ (Q) |  | 5.34 | 7.2 | mA | $V_{1}{ }^{5}=1(E 0, D 0), 0(E 1, D 1)^{6}$ |
| Dynamic Supply Current |  |  |  |  |  |  |
| Dynamic Input | $\mathrm{ldDI}(\mathrm{D})$ |  | 0.01 |  | mA/Mbps | Inputs switching, 50\% duty cycle |
| Dynamic Output | IDDO (D) |  | 0.02 |  | mA/Mbps | Inputs switching, 50\% duty cycle |

## ADuM230D/ADuM230E/ADuM231D/ADuM231E

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Undervoltage Lockout | UVLO |  |  |  |  |  |
| Positive V ${ }_{\text {DDx }}$ Threshold | $\mathrm{V}_{\text {DxxUV+ }}$ |  | 1.6 |  | V |  |
| Negative V ${ }_{\text {DDx }}$ Threshold | $V_{\text {DDxUV- }}$ |  | 1.5 |  | V |  |
| $\mathrm{V}_{\mathrm{DDx}}$ Hysteresis | $\mathrm{V}_{\text {DDxUVH }}$ |  | 0.1 |  | V |  |
| AC SPECIFICATIONS <br> Output Rise/Fall Time Common-Mode Transient Immunity ${ }^{7}$ | $t_{R} / t_{F}$ <br> $\left\|C M_{H}\right\|$ | 75 | 2.5 |  | ns | $\begin{aligned} & 10 \% \text { to } 90 \% \\ & \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DDx},} \mathrm{~V} \mathrm{VM}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
|  |  |  |  |  |  |  |
|  |  |  | 100 |  | $\mathrm{kV} / \mathrm{\mu s}$ |  |
|  | \|CML| | 75 | 100 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |

${ }^{1} 150 \mathrm{Mbps}$ is the highest data rate that can be guaranteed, although higher data rates are possible.
${ }^{2} l_{0 x}$ is the Channel $x$ output current, where $x=A, B$, or $C$.
${ }^{3} \mathrm{~V}_{1 \times H}$ is the input side logic high.
${ }^{4} \mathrm{~V}_{\text {IxL }}$ is the input side logic low.
${ }^{5} \mathrm{~V}_{1}$ is the voltage input.
${ }^{6}$ E0 refers to the ADuM230E0/ADuM231E0 models, D0 refers to the ADuM230D0/ADuM231D0 models, E1 refers to the ADuM230E1/ADuM231E1 models, and D1 refers to the ADuM230D1/ADuM231D1 models. See the Ordering Guide section.
${ }^{7}\left|C M_{H}\right|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output $\left(V_{O x}\right)>0.8 \mathrm{~V}_{\mathrm{DDx}}$. $\left|C M_{\mathrm{L}}\right|$ is the maximum commonmode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{ox}}>0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Table 2. Total Supply Current vs. Data Throughput

| Parameter | Symbol | 1 Mbps |  |  | 25 Mbps |  |  | 100 Mbps |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| SUPPLY CURRENT |  |  |  |  |  |  |  |  |  |  |  |
| ADuM230D/ADuM230E |  |  |  |  |  |  |  |  |  |  |  |
| Supply Current Side 1 | IDD1 |  | 5.6 | 9.0 |  | 6.3 | 9.8 |  | 9.4 | 14.3 | mA |
| Supply Current Side 2 | IDD2 |  | 1.9 | 3.7 |  | 3.1 | 4.9 |  | 6.8 | 10 | mA |
| ADuM231D/ADuM231E |  |  |  |  |  |  |  |  |  |  |  |
| Supply Current Side 1 | IDD1 |  | 4.6 | 7.2 |  | 5.5 | 8.3 |  | 8.8 | 11.9 | mA |
| Supply Current Side 2 | IDD2 |  | 3.6 | 5.8 |  | 4.6 | 6.8 |  | 8.0 | 11.3 | mA |

## ELECTRICAL CHARACTERISTICS—3.3 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range: $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}$, and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted. Supply currents are specified with $50 \%$ duty cycle signals.

Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS <br> Pulse Width <br> Data Rate ${ }^{1}$ <br> Propagation Delay <br> Pulse Width Distortion <br> Change vs. Temperature <br> Propagation Delay Skew <br> Channel Matching <br> Codirectional Opposing Direction Jitter | PW <br> $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\mathrm{PLH}}$ PWD <br> tpsk <br> tpskco <br> tpskod | $\begin{aligned} & 6.6 \\ & 150 \\ & 4.8 \end{aligned}$ | $\begin{aligned} & 6.8 \\ & 0.7 \\ & 1.5 \\ & \\ & \\ & 0.7 \\ & 0.7 \\ & 640 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{aligned} & 14 \\ & 3 \\ & 7.5 \\ & \\ & 3.0 \\ & 3.0 \end{aligned}$ | ns Mbps ns ns ps $/{ }^{\circ} \mathrm{C}$ ns ns ns ps p-p ps rms | Within PWD limit <br> Within PWD limit <br> $50 \%$ input to $50 \%$ output $\left\|\mathrm{t}_{\mathrm{PL}}-\mathrm{t}_{\text {PHLL }}\right\|$ <br> Between any two devices at the same temperature, voltage, and load <br> See the Jitter Measurement section See the Jitter Measurement section |
| DC SPECIFICATIONS <br> Input Threshold Voltage <br> Logic High <br> Logic Low | $\begin{aligned} & \mathrm{V}_{\mathrm{H}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ | $0.7 \times \mathrm{V}_{\mathrm{DDx}}$ |  | $0.3 \times \mathrm{V}_{\text {DDx }}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |


${ }^{1} 150 \mathrm{Mbps}$ is the highest data rate that can be guaranteed, although higher data rates are possible.
${ }^{2}$ lox is the Channel x output current, where $\mathrm{x}=\mathrm{A}, \mathrm{B}$, or C .
${ }^{3} \mathrm{~V}_{\text {lxH }}$ is the input side logic high.
${ }^{4} \mathrm{~V}_{\mathrm{V} \times \mathrm{L}}$ is the input side logic low.
${ }^{5} \mathrm{~V}_{1}$ is the voltage input.
${ }^{6}$ E0 refers to the ADuM230E0/ADuM231E0 models, D0 refers to the ADuM230D0/ADuM231D0 models, E1 refers to the ADuM230E1/ADuM231E1 models, and D1 refers to the ADuM230D1/ADuM231D1 models. See the Ordering Guide section.
${ }^{7}\left|C M_{H}\right|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output $\left(V_{O x}\right)>0.8 \mathrm{~V}_{\text {DDx. }} .\left|C M_{L}\right|$ is the maximum commonmode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0 \mathrm{x}}>0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Table 4. Total Supply Current vs. Data Throughput

| Parameter | Symbol | 1 Mbps |  |  | 25 Mbps |  |  | 100 Mbps |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| SUPPLY CURRENT |  |  |  |  |  |  |  |  |  |  |  |
| ADuM230D/ADuM230E |  |  |  |  |  |  |  |  |  |  |  |
| Supply Current Side 1 | IDD1 |  | 5.4 | 8.8 |  | 6.0 | 9.4 |  | 8.5 | 12.7 | mA |
| Supply Current Side 2 | IDD2 |  | 1.8 | 3.6 |  | 2.9 | 4.7 |  | 6.2 | 8.4 | mA |
| ADuM231D/ADuM231E |  |  |  |  |  |  |  |  |  |  |  |
| Supply Current Side 1 | ldD1 |  | 4.4 | 7.1 |  | 5.2 | 8.0 |  | 8.1 | 10.7 | mA |
| Supply Current Side 2 | ldD2 |  | 3.4 | 5.6 |  | 4.3 | 6.5 |  | 7.4 | 9.5 | mA |

## ADuM230D/ADuM230E/ADuM231D/ADuM231E

## ELECTRICAL CHARACTERISTICS-2.5 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=2.5 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range: $2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 2.75 \mathrm{~V}, 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 2.75 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $C_{L}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted. Supply currents are specified with $50 \%$ duty cycle signals.

Table 5.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| Pulse Width | PW | 6.6 |  |  | ns | Within PWD limit |
| Data Rate ${ }^{1}$ |  | 150 |  |  | Mbps | Within PWD limit |
| Propagation Delay | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 5.0 | 7.0 | 14 | ns | 50\% input to 50\% output |
| Pulse Width Distortion | PWD |  | 0.7 | 3 | ns | \|tpLH - tPHL| |
| Change vs. Temperature |  |  | 1.5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew | $\mathrm{t}_{\text {PK }}$ |  |  | 6.8 | ns | Between any two devices at the same temperature, voltage, and load |
| Channel Matching |  |  |  |  |  |  |
| Codirectional | $\mathrm{t}_{\text {PSkco }}$ |  | 0.7 | 3.0 | ns |  |
| Opposing Direction | tPskod |  | 0.7 | 3.0 | ns |  |
| Jitter |  |  | 770 |  | ps p-p | See the Jitter Measurement section |
|  |  |  | 160 |  | ps rms | See the Jitter Measurement section |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Threshold Voltage |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \times \mathrm{V}_{\mathrm{DDx}}$ |  |  | V |  |
| Logic Low | VIL |  |  | $0.3 \times V_{\text {DDx }}$ | V |  |
| Output Voltage |  |  |  |  |  |  |
| Logic High | Vor | $V_{D D x}-0.1$ | $V_{D D x}$ |  | V |  |
|  |  | $V_{D D x}=0.4$ | $V_{D D x}-0.2$ |  | V | $\mathrm{I}_{\mathrm{ox}}{ }^{2}=-2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{lx}}=\mathrm{V}_{\mathrm{IxH}}{ }^{3}$ |
| Logic Low | Vol |  | 0.0 | 0.1 | V | $\mathrm{I}_{\mathrm{ox}^{2}}=20 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{1 \times L^{4}}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{lox}^{2}=2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{lx}}=\mathrm{V}_{\left.\mathrm{Ix}\right\|^{4}}$ |
| Input Current per Channel | 11 | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IX}} \leq \mathrm{V}_{\mathrm{DDX}}$ |
| $\mathrm{V}_{\text {E2 }}$ Enable Input Pull-Up Current | Ipu | -10 | -3 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{E} 2}=0 \mathrm{~V}$ |
| DISABLE ${ }_{1}$ Input Pull-Down Current | IPD |  | 9 | 15 | $\mu \mathrm{A}$ | $\mathrm{DISABLE}_{1}=\mathrm{V}_{\text {DDx }}$ |
| Tristate Output Current per Channel | loz | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{Ox}} \leq \mathrm{V}_{\mathrm{DDx}}$ |
| Quiescent Supply Current ADuM230D/ADuM230E |  |  |  |  |  |  |
|  | $\mathrm{ldD1}$ (Q) |  | 1.2 | 2.4 | mA | $\mathrm{V}_{1}{ }^{5}=0(E 0, D 0), 1(E 1, D 1)^{6}$ |
|  | $\mathrm{ldD2}$ (0) |  | 1.61 | 2.7 | mA | $\mathrm{V}_{1}^{5}=0(E 0, \mathrm{D} 0), 1(E 1, \mathrm{D} 1)^{6}$ |
|  | l DD1 (0) |  | 9.52 | 14.9 | mA | $\mathrm{V}_{1}^{5}=1(E 0, \mathrm{D} 0), 0(E 1, \mathrm{D} 1)^{6}$ |
|  | l DD2 (0) |  | 1.76 | 2.8 | mA | $V_{1}{ }^{5}=1(E 0, D 0), 0(E 1, D 1)^{6}$ |
| ADuM231D/ADuM231E |  |  |  |  |  |  |
|  | $\mathrm{ldD1} \mathrm{(Q)}$ |  | 1.47 | 2.5 | mA | $\mathrm{V}_{1}{ }^{5}=0(E 0, \mathrm{D} 0), 1(\mathrm{E} 1, \mathrm{D} 1)^{6}$ |
|  | $\mathrm{l}_{\text {DD2 }}(\mathrm{Q})$ |  | 1.48 | 2.5 | mA | $\mathrm{V}_{1}^{5}=0(E 0, \mathrm{D} 0), 1(\mathrm{E} 1, \mathrm{D} 1)^{6}$ |
|  | $\operatorname{ldD1}$ (0) |  | 7.23 | 11.2 | mA | $\mathrm{V}_{1}{ }^{5}=1(E 0, \mathrm{D} 0), 0(E 1, \mathrm{D} 1)^{6}$ |
|  | ldD2 (0) |  | 5.19 | 7.0 | mA | $V_{1}{ }^{5}=1(E 0, D 0), 0(E 1, D 1)^{6}$ |
| Dynamic Supply Current |  |  |  |  |  |  |
| Dynamic Input | $\mathrm{IDDI}(\mathrm{D})$ |  | 0.01 |  | mA/Mbps | Inputs switching, 50\% duty cycle |
| Dynamic Output | IDDo (D) |  | 0.01 |  | mA/Mbps | Inputs switching, 50\% duty cycle |
| Undervoltage Lockout |  |  |  |  |  |  |
| Positive V ${ }_{\text {DDx }}$ Threshold | $\mathrm{V}_{\text {DxxUV+ }}$ |  | 1.6 |  | V |  |
| Negative V ${ }_{\text {DDx }}$ Threshold | $\mathrm{V}_{\text {DDxUV- }}$ |  | 1.5 |  | V |  |
| $V_{D D x}$ Hysteresis | VDDxUVH |  | 0.1 |  | V |  |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC SPECIFICATIONS <br> Output Rise/Fall Time Common-Mode Transient Immunity ${ }^{7}$ | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ <br> $\left\|\mathrm{CM}_{\mathrm{H}}\right\|$ <br> $\|C M L\|$ |  |  |  |  |  |
|  |  |  | 2.5 |  | ns | 10\% to 90\% |
|  |  | 75 | 100 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DDx},} \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
|  |  | 75 | 100 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V} \mathrm{VM}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |

${ }^{1} 150 \mathrm{Mbps}$ is the highest data rate that can be guaranteed, although higher data rates are possible.
${ }^{2} l_{0 x}$ is the Channel $x$ output current, where $x=A, B$, or $C$.
${ }^{3} \mathrm{~V}_{\text {IXH }}$ is the input side logic high.
${ }^{4} \mathrm{~V}_{\mathrm{V} \mathrm{L}}$ is the input side logic low.
${ }^{5} \mathrm{~V}_{1}$ is the voltage input.
${ }^{6}$ E0 refers to the ADuM230E0/ADuM231E0 models, D0 refers to the ADuM230D0/ADuM231D0 models, E1 refers to the ADuM230E1/ADuM231E1 models, and D1 refers to the ADuM230D1/ADuM231D1 models. See the Ordering Guide section.
${ }^{7}\left|C M_{H}\right|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output $\left(V_{O x}\right)>0.8 \mathrm{~V}_{\mathrm{DDx}}$. $\left|C M_{L}\right|$ is the maximum commonmode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0 \mathrm{x}}>0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Table 6. Total Supply Current vs. Data Throughput

| Parameter | Symbol | 1 Mbps |  |  | 25 Mbps |  |  | 100 Mbps |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| SUPPLY CURRENT |  |  |  |  |  |  |  |  |  |  |  |
| ADuM230D/ADuM230E |  |  |  |  |  |  |  |  |  |  |  |
| Supply Current Side 1 | IDD1 |  | 5.3 | 8.7 |  | 5.9 | 9.3 |  | 8.2 | 12.3 | mA |
| Supply Current Side 2 | IDD2 |  | 1.8 | 3.6 |  | 2.6 | 4.4 |  | 5.2 | 7.4 | mA |
| ADuM231D/ADuM231E |  |  |  |  |  |  |  |  |  |  |  |
| Supply Current Side 1 | IDD1 |  | 4.4 | 7.1 |  | 5.0 | 7.8 |  | 7.5 | 10.1 | mA |
| Supply Current Side 2 | IDD2 |  | 3.4 | 5.6 |  | 4.1 | 6.3 |  | 6.6 | 8.7 | mA |

## ELECTRICAL CHARACTERISTICS-1.8 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=1.8 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range: $1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 1.9 \mathrm{~V}, 1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 1.9 \mathrm{~V}$, and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $C_{L}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted. Supply currents are specified with $50 \%$ duty cycle signals.

Table 7.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS <br> Pulse Width <br> Data Rate ${ }^{1}$ <br> Propagation Delay <br> Pulse Width Distortion <br> Change vs. Temperature <br> Propagation Delay Skew <br> Channel Matching <br> Codirectional Opposing Direction Jitter | PW <br> $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ PWD <br> tpsk <br> tPskcD <br> tpskod | $\begin{aligned} & 6.6 \\ & 150 \\ & 5.8 \end{aligned}$ | $\begin{aligned} & 8.7 \\ & 0.7 \\ & 1.5 \\ & \\ & \\ & 0.7 \\ & 0.7 \\ & 600 \\ & 90 \end{aligned}$ | $\begin{aligned} & 15 \\ & 3 \\ & 7.0 \\ & \\ & 3.0 \\ & 3.0 \end{aligned}$ | ns Mbps ns ns ps $/{ }^{\circ} \mathrm{C}$ ns ns ns ps p-p ps rms | Within PWD limit <br> Within PWD limit <br> 50\% input to $50 \%$ output <br> $\mid \mathrm{t}_{\text {PLH }}$ - $\mathrm{t}_{\text {PHL }} \mid$ <br> Between any two devices at the same temperature, voltage, and load <br> See the Jitter Measurement section See the Jitter Measurement section |
| DC SPECIFICATIONS <br> Input Threshold Voltage <br> Logic High <br> Logic Low | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ | $0.7 \times \mathrm{V}_{\mathrm{DDx}}$ |  | $0.3 \times \mathrm{V}_{\mathrm{DDx}}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |  |

## ADuM230D/ADuM230E/ADuM231D/ADuM231E

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage |  |  |  |  |  |  |
| Logic High | Vor | $V_{D D X}-0.1$ | $V_{\text {DDx }}$ |  | V | $\mathrm{loxx}^{2}=-20 \mu \mathrm{~A}, \mathrm{~V}_{\text {lx }}=\mathrm{V}_{1 \times \mathrm{H}^{3}}$ |
|  |  | $V_{D D x}-0.4$ | $V_{D D x}-0.2$ |  | V | $\mathrm{lox}^{2}=-2 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IxH }}{ }^{3}$ |
| Logic Low | Voı |  | 0.0 | 0.1 | V | $\mathrm{lox}^{2}=20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times 1}{ }^{4}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{Iox}^{2}=2 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times 1}{ }^{4}$ |
| Input Current per Channel | 1 | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {Ix }} \leq \mathrm{V}_{\text {DDx }}$ |
| $\mathrm{V}_{\text {E2 }}$ Enable Input Pull-Up Current | Ipu | -10 | -3 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{E} 2}=0 \mathrm{~V}$ |
| DISABLE1 Input Pull-Down Current | IPD |  | 9 | 15 | $\mu \mathrm{A}$ | $\mathrm{DISABLE}_{1}=\mathrm{V}_{\text {DDx }}$ |
| Tristate Output Current per Channel | loz | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{Ox}} \leq \mathrm{V}_{\mathrm{DDx}}$ |
| Quiescent Supply Current <br> ADuM230D/ADuM230E |  |  |  |  |  |  |
|  | IDD1 (0) |  | 1.15 | 2.3 | mA | $\mathrm{V}_{1}^{5}=0$ (EO, DO), $1(E 1, \mathrm{D} 1)^{6}$ |
|  | IDD2 (0) |  | 1.58 | 2.6 | mA | $\mathrm{V}_{1}^{5}=0$ (EO, DO), $1(E 1, \mathrm{D} 1)^{6}$ |
|  | $\mathrm{ldD1}$ (e) |  | 9.41 | 14.8 | mA | $\mathrm{V}_{1}^{5}=1(E 0, \mathrm{D} 0), 0(\mathrm{E} 1, \mathrm{D} 1)^{6}$ |
|  | ldD2 (Q) |  | 1.72 | 2.7 | mA | $V_{1}^{5}=1(E 0, D 0), 0(E 1, D 1)^{6}$ |
| ADuM231D/ADuM231E |  |  |  |  |  |  |
|  | $\mathrm{ldD1}$ (0) |  | 1.42 | 2.4 | mA | $\mathrm{V}_{1}^{5}=0$ (E0, D0), $1(\mathrm{E} 1, \mathrm{D} 1)^{6}$ |
|  | $\mathrm{IDD2}^{(0)}$ |  | 1.44 | 2.4 | mA | $V_{1}^{5}=0(E 0, D 0), 1(E 1, D 1)^{6}$ |
|  | ldD1 (e) |  | 7.15 | 11.1 | mA | $V_{1}^{5}=1(E 0, D 0), 0(E 1, D 1)^{6}$ |
|  | $\mathrm{ldD2}$ (Q) |  | 5.13 | 6.9 | mA | $V_{1}^{5}=1(E 0, D 0), 0(E 1, D 1)^{6}$ |
| Dynamic Supply Current |  |  |  |  |  |  |
| Dynamic Input | $\mathrm{ldDI}(\mathrm{D})$ |  | 0.01 |  | mA/Mbps | Inputs switching, 50\% duty cycle Inputs switching, 50\% duty cycle |
| Dynamic Output | IdDo (D) |  | 0.01 |  | mA/Mbps |  |
| Undervoltage Lockout | UVLO |  |  |  |  |  |
| Positive V ${ }_{\text {DDx }}$ Threshold | V ${ }_{\text {DxuV }+}$ |  | $1.6$ |  | V |  |
| Negative VDDx Threshold | V $\mathrm{VDxuv}^{\text {- }}$ |  | 1.5 |  | V |  |
| $\mathrm{V}_{\text {DDx }}$ Hysteresis | $\mathrm{V}_{\text {DDxUVH }}$ |  | 0.1 |  |  |  |
| AC SPECIFICATIONS |  |  |  |  |  |  |
| Output Rise/Fall Time | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns | 10\% to 90\% |
| Common-Mode Transient Immunity ${ }^{7}$ | \|CMH| | 75 | 100 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IX}}=\mathrm{V}_{\mathrm{DDX},} \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
|  | $\left\|\mathrm{CM}_{\mathrm{L}}\right\|$ | 75 | 100 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |

${ }^{1} 150 \mathrm{Mbps}$ is the highest data rate that can be guaranteed, although higher data rates are possible.
${ }^{2}{ }^{3}$ ox is the Channel $x$ output current, where $\mathrm{x}=\mathrm{A}, \mathrm{B}$, or C .
${ }^{3} \mathrm{~V}_{\mathrm{VXH}}$ is the input side logic high.
${ }^{4} \mathrm{~V}_{\mathrm{V}}$ is the input side logic low.
${ }^{5} \mathrm{~V}_{1}$ is the voltage input.
${ }^{6}$ E0 refers to the ADuM230E0/ADuM231E0 models, D0 refers to the ADuM230D0/ADuM231D0 models, E1 refers to the ADuM230E1/ADuM231E1 models, and D1 refers to the ADuM230D1/ADuM231D1 models. See the Ordering Guide section.
${ }^{7}\left|C M_{H}\right|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output $\left(V_{O x}\right)>0.8 \mathrm{~V}_{\text {DDx }} .\left|C M_{L}\right|$ is the maximum commonmode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0 \mathrm{x}}>0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Table 8. Total Supply Current vs. Data Throughput

| Parameter | Symbol | 1 Mbps |  |  | 25 Mbps |  |  | 100 Mbps |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| SUPPLY CURRENT |  |  |  |  |  |  |  |  |  |  |  |
| ADuM230D/ADuM230E |  |  |  |  |  |  |  |  |  |  |  |
| Supply Current Side 1 | IDD1 |  | 5.2 | 8.6 |  | 5.8 | 9.3 |  | 8.1 | 12.2 | mA |
| Supply Current Side 2 | IDD2 |  | 1.7 | 3.5 |  | 2.5 | 4.3 |  | 5.2 | 7.3 | mA |
| ADuM231D/ADuM231E |  |  |  |  |  |  |  |  |  |  |  |
| Supply Current Side 1 | IDD1 |  | 4.3 | 7.0 |  | 4.9 | 7.7 |  | 7.26 | 10.0 | mA |
| Supply Current Side 2 | IDD2 |  | 3.3 | 5.5 |  | 4.0 | 6.2 |  | 6.5 | 8.6 | mA |

## INSULATION AND SAFETY RELATED SPECIFICATIONS

For additional information, see www.analog.com/icouplersafety.
Table 9. RW-16 Wide Body [SOIC_W] Package

| Parameter | Symbol | Value | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| Rated Dielectric Insulation Voltage |  | 5000 | V rms | 1-minute duration |
| Minimum External Air Gap (Clearance) | L (101) | 7.8 | mm min | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L (102) | 7.8 | mm min | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance) | L (PCB) | 8.1 | mm min | Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane |
| Minimum Internal Gap (Internal Clearance) |  | 25.5 | $\mu \mathrm{m}$ min | Insulation distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | >400 | V | DIN IEC 112/VDE 0303 Part 1 |
| Material Group |  | II |  | Material Group (DIN VDE 0110, 1/89, Table 1) |

Table 10. RI-16-2 Wide Body Increased Creepage [SOIC_IC] Package

| Parameter | Symbol | Value | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| Rated Dielectric Insulation Voltage |  | 5000 | V rms | 1-minute duration |
| Minimum External Air Gap (Clearance) | L (101) | 8.3 | mm min | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L (102) | 8.3 | mm min | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance) | L (PCB) | 8.3 | mm min | Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane |
| Minimum Internal Gap (Internal Clearance) |  | 25.5 | $\mu \mathrm{mmin}$ | Insulation distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | >400 | V | DIN IEC 112/VDE 0303 Part 1 |
| Material Group |  | II |  | Material Group (DIN VDE 0110, 1/89, Table 1) |

## PACKAGE CHARACTERISTICS

Table 11.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Resistance (Input to Output) ${ }^{1}$ | $\mathrm{R}_{-\mathrm{o}}$ |  | $10^{13}$ | $\Omega$ |  |  |
| Capacitance (Input to Output) $^{1}$ | $\mathrm{C}_{1-\mathrm{O}}$ |  | 2.2 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance $^{2}$ | $\mathrm{C}_{1}$ |  | 4.0 |  | pF |  |
| IC Junction to Ambient Thermal Resistance $\theta_{\mathrm{JA}}$ |  | 45 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located at center of package underside |  |

[^0]
## ADuM230D/ADuM230E/ADuM231D/ADuM231E

## REGULATORY INFORMATION

See Table 17, Table 18, and the Insulation Lifetime section for details regarding recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Table 12. RW-16 Wide Body [SOIC_W] Package

| UL (Pending) | CSA (Pending) | VDE (Pending) | CQC (Pending) |
| :---: | :---: | :---: | :---: |
| Recognized Under 1577 Component Recognition Program ${ }^{1}$ | Approved under CSA Component Acceptance Notice 5A | Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12² | $\begin{aligned} & \text { Certified by } \\ & \text { CQC11-471543-2012, } \\ & \text { GB4943.1-2011 } \end{aligned}$ |
| Single Protection, 5000 V rms Isolation Voltage | CSA 60950-1-07+A1+A2 and IEC 60950-1, second edition, $+\mathrm{A} 1+\mathrm{A} 2$ : | Reinforced insulation, $\mathrm{V}_{\text {IORM }}=$ 849 peak, $\mathrm{V}_{\text {IOSм }}=8000 \mathrm{~V}$ peak | Basic insulation at 780 V rms (1103 V peak) |
| Double Protection, 5000 V rms Isolation Voltage | Basic insulation at 780 V rms ( 1103 V peak) <br> Reinforced insulation at 390 V rms ( 552 V peak) <br> IEC 60601-1 Edition 3.1: <br> Basic insulation (1 means of patient protection ( 1 MOPP)), $490 \mathrm{~V} \mathrm{rms} \mathrm{( } 686 \mathrm{~V}$ peak) <br> Reinforced insulation (2 MOPP), 238 V rms ( 325 V peak) <br> CSA 61010-1-12 and IEC 61010-1 third edition: <br> Basic insulation at 300 V rms mains, 780 V secondary ( 1103 V peak) <br> Reinforced insulation at 300 V rms Mains, 390 V secondary ( 552 V peak) | Basic insulation, $\mathrm{V}_{\text {IORM }}=849 \mathrm{~V}$ peak, $\mathrm{V}_{\text {IOSM }}=12 \mathrm{kV}$ peak | Reinforced insulation at 389 V rms ( 552 V peak), tropical climate, altitude $\leq 5000$ meters |
| File E214100 | File 205078 | File 2471900-4880-0001 | File (pending) |

${ }^{1}$ In accordance with UL 1577, each ADuM230D/ADuM230E/ADuM231D/ADuM231E is proof tested by applying an insulation test voltage $\geq 6000 \mathrm{~V}$ rms for 1 sec.
${ }^{2}$ In accordance with DIN V VDE V 0884-10, each ADuM230D/ADuM230E/ADuM231D/ADuM231E is proof tested by applying an insulation test voltage $\geq 1018 \mathrm{~V}$ peak for 1 sec (partial discharge detection limit $=5 \mathrm{pC}$ ). The * marking branded on the component designates DIN V VDE V 0884-10 approval.

Table 13. RI-16-2 Wide Body Increased Creepage [SOIC_IC] Package

| UL (Pending) | CSA (Pending) | VDE (Pending) | CQC (Pending) |
| :---: | :---: | :---: | :---: |
| Recognized Under 1577 Component Recognition Program ${ }^{1}$ | Approved under CSA Component Acceptance Notice 5A | Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12² | $\begin{aligned} & \text { Certified by } \\ & \text { CQC11-471543-2012, } \\ & \text { GB4943.1-2011 } \end{aligned}$ |
| Single Protection, 5000 V rms Isolation Voltage | CSA 60950-1-07+A1+A2 and IEC 60950-1, second edition, $+\mathrm{A} 1+\mathrm{A} 2$ : | Reinforced insulation, $\mathrm{V}_{\text {IORM }}=$ 849 peak, $\mathrm{V}_{\text {IOSM }}=8000 \mathrm{~V}$ peak | Basic insulation at 830 V rms (1174 V peak) |
| Double Protection, 5000 V rms Isolation Voltage | Basic insulation at 830 V rms ( 1174 V peak) Reinforced insulation at 415 V rms ( 587 V peak) IEC 60601-1 Edition 3.1: <br> Basic insulation (1 means of patient protection ( 1 MOPP)), 519 V rms ( 734 V peak) <br> Reinforced insulation (2 MOPP), 261 V rms (369 V peak) <br> CSA 61010-1-12 and IEC 61010-1 third edition: <br> Basic insulation at 300 V rms mains, 830 V secondary ( 1174 V peak) <br> Reinforced insulation at 300 V rms Mains, 390 V secondary ( 587 V peak) | Basic insulation, $\mathrm{V}_{\text {IORM }}=849 \mathrm{~V}$ peak, $V_{\text {IOSM }}=12 \mathrm{kV}$ peak | Reinforced insulation at 415 V rms ( 587 V peak), tropical climate, altitude $\leq 5000$ meters |
| File E214100 | File 205078 | File 2471900-4880-0001 | File (pending) |

[^1]
## DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Protective circuits ensure the maintenance of the safety data. The ${ }^{*}$ marking on packages denotes DIN V VDE V 0884-10 approval.

Table 14.

| Description | Test Conditions/Comments | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 |  |  |  |  |
| For Rated Mains Voltage $\leq 150 \mathrm{~V}$ rms |  |  | I to IV |  |
| For Rated Mains Voltage $\leq 300 \mathrm{~V}$ rms |  |  | I to III |  |
| For Rated Mains Voltage $\leq 400 \mathrm{~V}$ rms |  |  | I to III |  |
| Climatic Classification |  |  | 40/125/21 |  |
| Pollution Degree per DIN VDE 0110, Table 1 |  |  | 2 |  |
| Maximum Working Insulation Voltage |  | VIorm | 849 | $\checkmark$ peak |
| Input to Output Test Voltage, Method B1 | $V_{\text {IORM }} \times 1.875=V_{\text {pd }(m), ~} 100 \%$ production test, $\mathrm{t}_{\text {ini }}=\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $V_{\text {pd ( } M)}$ | 1592 | $\checkmark$ peak |
| Input to Output Test Voltage, Method A |  | $\mathrm{V}_{\mathrm{pd}(\mathrm{m})}$ |  |  |
| After Environmental Tests Subgroup 1 | $V_{\text {IORM }} \times 1.5=V_{\text {pd }(m)}, t_{\text {ini }}=60 \mathrm{sec}, \mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ |  | 1274 | $\checkmark$ peak |
| After Input and/or Safety Test Subgroup 2 and Subgroup 3 | $V_{\text {IORM }} \times 1.2=V_{\text {pd }(m)}, t_{\text {ini }}=60 \mathrm{sec}, \mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ |  | 1019 | $\checkmark$ peak |
| Highest Allowable Overvoltage |  | V ${ }_{\text {Iotm }}$ | 8000 | $\checkmark$ peak |
| Surge Isolation Voltage Basic | $\mathrm{V}_{\text {PEAK }}=12.8 \mathrm{kV}, 1.2 \mu \mathrm{~s}$ rise time, $50 \mu \mathrm{~S}$, 50\% fall time | VIoSM | 12,000 | $\checkmark$ peak |
| Surge Isolation Voltage Reinforced | $V_{\text {PEAK }}=12.8 \mathrm{kV}, 1.2 \mu \mathrm{~s}$ rise time, $50 \mu \mathrm{~s}$, $50 \%$ fall time | VIOSM | 8000 | $\checkmark$ peak |
| Safety Limiting Values | Maximum value allowed in the event of a failure (see Figure 5) |  |  |  |
| Maximum Junction Temperature |  | Ts | 150 | ${ }^{\circ} \mathrm{C}$ |
| Total Power Dissipation at $25^{\circ} \mathrm{C}$ |  | Ps | 2.78 | W |
| Insulation Resistance at $\mathrm{T}_{\mathrm{S}}$ | $\mathrm{V}_{10}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |



RECOMMENDED OPERATING CONDITIONS
Table 15.

| Parameter | Symbol | Rating |
| :--- | :--- | :--- |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltages | $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ | 1.7 V to 5.5 V |
| Input Signal Rise and Fall Times |  | 1.0 ms |

Figure 5. Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature per DIN V VDE V 0884-10

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 16.

| Parameter | Rating |
| :---: | :---: |
| Storage Temperature ( $\mathrm{T}_{\text {ST }}$ ) Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltages ( $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ ) | -0.5 V to +7.0 V |
| Input Voltages ( $\mathrm{V}_{\mathrm{IA}}, \mathrm{V}_{\mathrm{IB}}, \mathrm{V}_{\mathrm{IC}}, \mathrm{V}_{\mathrm{E} 1}, \mathrm{~V}_{\mathrm{E} 2}$, DISABLE $1_{1}$, DISABLE $)^{1}$ | -0.5 V to V DII +0.5 V |
| Output Voltages ( $\left.\mathrm{V}_{\text {OA }}, \mathrm{V}_{\text {OB }}, \mathrm{V}_{\text {OC }}\right)^{2}$ | -0.5 V to $\mathrm{V}_{\mathrm{DDO}}+0.5 \mathrm{~V}$ |
| Average Output Current per Pin ${ }^{3}$ |  |
| Side 1 Output Current ( $\mathrm{lor}_{1}$ ) | -10 mA to +10 mA |
| Side 2 Output Current (lo2) | -10 mA to +10 mA |
| Common-Mode Transients ${ }^{4}$ | $-150 \mathrm{kV} / \mu \mathrm{s}$ to $+150 \mathrm{kV} / \mu \mathrm{s}$ |

${ }^{1} V_{D D I}$ is the input side supply voltage.
${ }^{2} V_{D D O}$ is the output side supply voltage.
${ }^{3}$ See Figure 5 for the maximum rated current values for various ambient temperatures.
${ }^{4}$ Refers to the common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 17. Maximum Continuous Working Voltage ${ }^{1}$ RW-16 Wide Body [SOIC_W] Package

| Parameter | Rating | Constraint |
| :---: | :---: | :---: |
| AC Voltage |  |  |
| Bipolar Waveform |  |  |
| Basic Insulation | 849 V peak | 50-year minimum insulation lifetime |
| Reinforced Insulation | 790 V peak | 50-year minimum insulation lifetime |
| Unipolar Waveform |  |  |
| Basic Insulation | 1698 V peak | 50-year minimum insulation lifetime |
| Reinforced Insulation | 849 V peak | 50-year minimum insulation lifetime |
| DC Voltage |  |  |
| Basic Insulation | 1118 V peak | Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 |
| Reinforced Insulation | 559 V peak | Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 |

[^2] barrier. See the Insulation Lifetime section for more details.

Table 18. Maximum Continuous Working Voltage ${ }^{1}$ RI-16-2 Wide Body Increased Creepage [SOIC_IC] Package

| Parameter | Rating | Constraint |
| :---: | :---: | :---: |
| AC Voltage |  |  |
| Bipolar Waveform |  |  |
| Basic Insulation | 849 V peak | 50-year minimum insulation lifetime |
| Reinforced Insulation | 819 V peak | Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 |
| Unipolar Waveform |  |  |
| Basic Insulation | 1698 V peak | 50-year minimum insulation lifetime |
| Reinforced Insulation | 943 V peak | Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 |
| DC Voltage |  |  |
| Basic Insulation | 1157 V peak | Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 |
| Reinforced Insulation | 579 V peak | Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 |

${ }^{1}$ Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## Truth Tables

Table 19. ADuM230D/ADuM231D Truth Table (Positive Logic)

| $\mathrm{V}_{\mathrm{lx}}$ Input ${ }^{1,2}$ | $\mathrm{V}_{\text {dISABLEx }}$ Input ${ }^{1,2}$ | $\mathrm{V}_{\text {DDI }}$ State $^{2}$ | $\mathrm{V}_{\text {DDo }}$ State ${ }^{\text {2 }}$ | Default Low (D0), Vox Output ${ }^{1,2,3}$ | Default High (D1), Vox Output ${ }^{1,2,3}$ | Test Conditions/ Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L or NC | Powered | Powered | L | L | Normal operation |
| H | L or NC | Powered | Powered | H | H | Normal operation |
| X | H | Powered | Powered | L | H | Inputs disabled, fail-safe output |
| $\mathrm{X}^{4}$ | $\mathrm{X}^{4}$ | Unpowered | Powered | L | H | Fail-safe output |
| $\mathrm{X}^{4}$ | $\mathrm{X}^{4}$ | Powered | Unpowered | Indeterminate | Indeterminate |  |

${ }^{1}$ L means low, H means high, X means don't care, and NC means not connected.
${ }^{2} V_{I x}$ and $V_{O x}$ refer to the input and output signals of a given channel ( $A, B$, or $C$ ). VDISABLEx refers to the input disable signal on the same side as the $V_{I X}$ inputs. $V_{D D I}$ and $V_{D D O}$ refer to the supply voltages on the input and output sides of the given channel, respectively.
${ }^{3}$ D0 refers to the ADuM230D0/ADuM231D0 models, and D1 refers to the ADuM230D1/ADuM231D1 models. See the Ordering Guide section.
${ }^{4}$ Input pins ( $\mathrm{V}_{\mathrm{l},}$, $\mathrm{DISABLE}_{\mathrm{x}}$ ) on the same side as an unpowered supply must be in a low state to avoid powering the device through its ESD protection circuitry.

Table 20. ADuM230E/ADuM231E Truth Table (Positive Logic)

| $\mathrm{V}_{\text {Ix }}$ Input ${ }^{1,2}$ | $\mathrm{V}_{\text {Ex }}$ Input ${ }^{1,2}$ | $\mathrm{V}_{\text {DII }}$ State $^{2}$ | $\mathrm{V}_{\text {DDo }}$ State ${ }^{\text {2 }}$ | Default Low (EO), $\mathbf{V}_{\text {ox }}$ Output ${ }^{1,2,3}$ | Default High (E1), $\mathrm{V}_{\text {ox }}$ Output ${ }^{1,2,3}$ | Test Conditions/ Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | H or NC | Powered | Powered | L | L | Normal operation |
| H | H or NC | Powered | Powered | H | H | Normal operation |
| X | L | Powered | Powered | Z | Z | Outputs disabled |
| L | H or NC | Unpowered | Powered | L | H | Fail-safe output |
| $\mathrm{X}^{4}$ | $L^{4}$ | Unpowered | Powered | Z | Z | Outputs disabled |
| $\mathrm{X}^{4}$ | $\mathrm{X}^{4}$ | Powered | Unpowered | Indeterminate | Indeterminate |  |

[^3]
## ADuM230D/ADuM230E/ADuM231D/ADuM231E

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 6. ADuM230D Pin Configuration


Figure 7. ADuM230E Pin Configuration

Table 21. Pin Function Descriptions

| Pin No. ${ }^{1}$ |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| ADuM230D | ADuM230E |  |  |
| 1 | 1 | VDD1 | Supply Voltage for Isolator Side 1. |
| 2, 8 | 2, 8 | $\mathrm{GND}_{1}$ | Ground Reference for Isolator Side 1. |
| 3 | 3 | $V_{\text {IA }}$ | Logic Input A. |
| 4 | 4 | $V_{\text {IB }}$ | Logic Input B. |
| 5 | 5 | VIC | Logic Input C. |
| 6,10,11 | 6, 7, 11 | NIC | No Internal Connection. Leave these pins floating. |
| 7 | Not applicable | DISABLE $_{1}$ | Input Disable 1. This pin disables the isolator inputs. Outputs take on the logic state determined by the fail-safe option shown in the Ordering Guide. |
| 9, 15 | 9, 15 | $\mathrm{GND}_{2}$ | Ground Reference for Isolator Side 2. |
| Not applicable | 10 | $\mathrm{V}_{\mathrm{E} 2}$ | Output Enable 2. Active high logic input. When $\mathrm{V}_{\mathrm{E} 2}$ is high or disconnected, the $\mathrm{V}_{\mathrm{OA}}, \mathrm{V}_{\mathrm{OB}}$, and $V_{O C}$ outputs are enabled. When $V_{E 2}$ is low, the $V_{O A}, V_{O B}$, and $V_{O C}$ outputs are disabled to the high-Z state. |
| 12 | 12 | Voc | Logic Output C. |
| 13 | 13 | $V_{\text {OB }}$ | Logic Output B. |
| 14 | 14 | VoA | Logic Output A. |
| 16 | 16 | $\mathrm{V}_{\mathrm{DD} 2}$ | Supply Voltage for Isolator Side 2. |

[^4]

Figure 8. ADuM231D Pin Configuration


Figure 9. ADuM231E Pin Configuration

Table 22. Pin Function Descriptions

| Pin No. ${ }^{1}$ |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| ADuM231D | ADuM231E |  |  |
| 1 | 1 | $\mathrm{V}_{\mathrm{DD} 1}$ | Supply Voltage for Isolator Side 1. |
| 2,8 | 2,8 | $\mathrm{GND}_{1}$ | Ground Reference for Isolator Side 1. |
| 3 | 3 | $V_{\text {IA }}$ | Logic Input A. |
| 4 | 4 | $V_{\text {IB }}$ | Logic Input B. |
| 5 | 5 | Voc | Logic Output C. |
| 6,11 | 6,11 | NIC | No Internal Connection. Leave these pins floating. |
| 7 | Not applicable | DISABLE $_{1}$ | Input Disable 1. This pin disables the isolator inputs. Outputs take on the logic state determined by the fail-safe option shown in the Ordering Guide. |
| Not applicable | 7 | $\mathrm{V}_{\mathrm{E} 1}$ | Output Enable 1. Active high logic input. When $\mathrm{V}_{\mathrm{E} 1}$ is high or disconnected, the $\mathrm{V}_{\mathrm{O}}$ output is enabled. When $\mathrm{V}_{\mathrm{E} 1}$ is low, the $\mathrm{V}_{\mathrm{oc}}$ output is disabled to the high-Z state. |
| 9, 15 | 9, 15 | $\mathrm{GND}_{2}$ | Ground Reference for Isolator Side 2. |
| 10 | Not applicable | DISABLE $_{2}$ | Input Disable 2. This pin disables the isolator inputs. Outputs take on the logic state determined by the fail-safe option shown in the Ordering Guide. |
| Not applicable | 10 | $V_{\text {E2 }}$ | Output Enable 2. Active high logic input. When $V_{E 2}$ is high or disconnected, the $V_{O A}$ and $V_{O B}$ outputs are enabled. When $V^{E 2}$ is low, the $V_{O A}$ and $V_{O B}$ outputs are disabled to the high-Z state. |
| 12 | 12 | VIc | Logic Input C. |
| 13 | 13 | $\mathrm{V}_{\text {ов }}$ | Logic Output B. |
| 14 | 14 | $V_{\text {OA }}$ | Logic Output A. |
| 16 | 16 | $\mathrm{V}_{\mathrm{DD} 2}$ | Supply Voltage for Isolator Side 2. |

[^5]
## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 10. ADuM230D/ADuM230E IDD1 Supply Current vs. Data Rate at Various Voltages


Figure 11. ADuM230D/ADuM230E IDD2 Supply Current vs. Data Rate at Various Voltages


Figure 12. ADuM231D/ADuM231E IDD1 Supply Current vs. Data Rate at Various Voltages


Figure 13. ADuM231D/ADuM231E IDD2 Supply Current vs. Data Rate at Various Voltages


Figure 14. Propagation Delay ( $t_{\text {PLH }}$ ) vs. Temperature at Various Voltages


Figure 15. Propagation Delay( tpHL) vs. Temperature at Various Voltages

## Data Sheet

## ADuM230D/ADuM230E/ADuM231D/ADuM231E

## THEORY OF OPERATION

The ADuM230D/ADuM230E/ADuM231D/ADuM231E use a high frequency carrier to transmit data across the isolation barrier using $i$ Coupler chip scale transformer coils separated by layers of polyimide isolation. Using an on/off keying (OOK) technique and the differential architecture shown in Figure 16 and Figure 17, the ADuM230D/ADuM230E/ADuM231D/ ADuM231E have very low propagation delay and high speed. Internal regulators and input/output design techniques allow logic and supply voltages over a wide range from 1.7 V to 5.5 V , offering voltage translation of $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3.3 \mathrm{~V}$, and 5 V logic. The architecture is designed for high common-mode transient immunity and high immunity to electrical noise and magnetic interference. Radiated emissions are minimized with a spread spectrum OOK carrier and other techniques.

Figure 16 illustrates the waveforms for the models of the ADuM230D/ADuM230E/ADuM231D/ADuM231E that have the condition of the fail-safe output state equal to low, where the carrier waveform is off when the input state is low. If the input side is off or not operating, the low fail-safe output state (the ADuM230D0, ADuM231D0, ADuM230E0, and ADuM231E0 models) sets the output to low. For the ADuM230D/ADuM230E/ ADuM231D/ADuM231E models that have a fail-safe output state of high, Figure 17 illustrates the conditions where the carrier waveform is off when the input state is high. When the input side is off or not operating, the high fail-safe output state (the ADuM230D1, ADuM231D1, ADuM230E0, and ADuM231E1 models) sets the output to high. See the Ordering Guide for the model numbers that have the fail-safe output state of low or the fail-safe output state of high.


Figure 16. Operational Block Diagram of a Single Channel with a Low Fail-Safe Output State


Figure 17. Operational Block Diagram of a Single Channel with a High Fail-Safe Output State

## APPLICATIONS INFORMATION

## PCB LAYOUT

The ADuM230D/ADuM230E/ADuM231D/ADuM231E digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 18). Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for $\mathrm{V}_{\mathrm{DD} 1}$ and between Pin 15 and Pin 16 for $\mathrm{V}_{\mathrm{DD} 2}$. The recommended bypass capacitor value is between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. The total lead length between both ends of the capacitor and the input power supply pin must not exceed 10 mm . Bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 must also be considered, unless the ground pair on each package side is connected close to the package.


Figure 18. Recommended PCB Layout
In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins exceeding the Absolute Maximum Ratings of the device, thereby leading to latch-up or permanent damage.
See the AN-1109 Application Note for board layout guidelines.

## PROPAGATION DELAY RELATED PARAMETERS

Propagation delay is a parameter that describes the time required for a logic signal to propagate through a component. The propagation delay to a Logic 0 output may differ from the propagation delay to a Logic 1 output.


Figure 19. Propagation Delay Parameters
Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved.

Channel matching is the maximum amount the propagation delay differs between channels within a single ADuM230D/ ADuM230E/ADuM231D/ADuM231E component.
Propagation delay skew is the maximum amount the propagation delay differs between multiple ADuM230D/ADuM230E/ ADuM231D/ADuM231E components operating under the same conditions.

## JITTER MEASUREMENT

Figure 20 shows the eye diagram for the ADuM230D/ADuM230E/ ADuM231D/ADuM231E. The measurement was taken using an Agilent 81110A pulse pattern generator at 150 Mbps with pseudorandom bit sequences (PRBS), $2(\mathrm{n}-1), \mathrm{n}=14$, for 5 V supplies. Jitter was measured with the Tektronix Model 5104B oscilloscope, $1 \mathrm{GHz}, 10$ GSPS with the DPOJET jitter and eye diagram analysis tools. The result shows a typical measurement on the ADuM230D/ADuM230E/ADuM231D/ADuM231E with 630 ps p-p jitter.


Figure 20. Eye Diagram

## INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation as well as on the materials and material interfaces.
The two types of insulation degradation of primary interest are breakdown along surfaces exposed to the air and insulation wear out. Surface breakdown is the phenomenon of surface tracking and the primary determinant of surface creepage requirements in system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.

## Surface Tracking

Surface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage, the environmental conditions, and the properties of the insulation material. Safety agencies perform characterization testing on the surface insulation of components, which allows the components to be categorized in different material groups.
Lower material group ratings are more resistant to surface tracking and, therefore, can provide adequate lifetime with smaller creepage. The minimum creepage for a given working voltage and material group is in each system level standard and is based on the total rms voltage across the isolation, pollution
degree, and material group. The material group and creepage for the ADuM230D/ADuM230E/ADuM231D/ADuM231E isolators are presented in Table 9.

## Insulation Wear Out

The lifetime of insulation caused by wear out is determined by the insulation thickness and material properties, and the voltage stress applied. It is important to verify that the product lifetime is adequate at the application working voltage. The working voltage supported by an isolator for wear out may not be the same as the working voltage supported for tracking. The working voltage applicable to tracking is specified in most standards.

Testing and modeling have shown that the primary driver of long-term degradation is displacement current in the polyimide insulation causing incremental damage. The stress on the insulation can be broken down into broad categories, such as dc stress, which causes very little wear out because there is no displacement current, and an ac component time varying voltage stress, which causes wear out.
The ratings in certification documents are usually based on 60 Hz sinusoidal stress because this reflects isolation from line voltage. However, many practical applications have combinations of 60 Hz ac and dc across the barrier as shown in Equation 1. Because only the ac portion of the stress causes wear out, the equation can be rearranged to solve for the ac rms voltage, as is shown in Equation 2. For insulation wear out with the polyimide materials used in these products, the ac rms voltage determines the product lifetime.

$$
\begin{equation*}
V_{R M S}=\sqrt{V_{A C R M S}{ }^{2}+V_{D C}^{2}} \tag{1}
\end{equation*}
$$

or

$$
\begin{equation*}
V_{A C R M S}=\sqrt{V_{R M S}{ }^{2}-V_{D C}{ }^{2}} \tag{2}
\end{equation*}
$$

where:
$V_{R M S}$ is the total rms working voltage.
$V_{A C R M S}$ is the time varying portion of the working voltage.
$V_{D C}$ is the dc offset of the working voltage.

## Calculation and Use of Parameters Example

The following example frequently arises in power conversion applications. Assume that the line voltage on one side of the isolation is 240 V ac rms and a 400 V dc bus voltage is present on the other side of the isolation barrier. The isolator material is polyimide. To establish the critical voltages in determining the
creepage, clearance, and lifetime of a device, see Figure 21 and the following equations.
The working voltage across the barrier from Equation 1 is

$$
\begin{aligned}
& V_{R M S}=\sqrt{V_{A C R M S}^{2}+V_{D C}^{2}} \\
& V_{R M S}=\sqrt{240^{2}+400^{2}} \\
& V_{R M S}=466 \mathrm{~V}
\end{aligned}
$$

This $V_{\text {RMS }}$ value is the working voltage used together with the material group and pollution degree when looking up the creepage required by a system standard.
To determine if the lifetime is adequate, obtain the time varying portion of the working voltage. To obtain the ac rms voltage, use Equation 2.

$$
\begin{aligned}
& V_{A C R M S}=\sqrt{V_{R M S}^{2}-V_{D C}^{2}} \\
& V_{A C ~ R M S}=\sqrt{466^{2}-400^{2}} \\
& V_{A C R M S}=240 \mathrm{~V} \mathrm{rms}
\end{aligned}
$$

In this case, the ac rms voltage is simply the line voltage of 240 V rms. This calculation is more relevant when the waveform is not sinusoidal. The value is compared to the limits for working voltage in Table 17 for the expected lifetime, less than a 60 Hz sine wave, and it is well within the limit for a 50 -year service life.
Note that the dc working voltage limit in Table 17 is set by the creepage of the package as specified in IEC 60664-1. This value can differ for specific system level standards.


Figure 21. Critical Voltage Example

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 22. 16-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-16)
Dimensions shown in millimeters and (inches)


COMPLIANT TO JEDEC STANDARDS MS-013-AC
Figure 23. 16-Lead Standard Small Outline Package, with Increased Creepage [SOIC_IC]
Wide Body (RI-16-2)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model ${ }^{1}$ | Temperature Range | No. of Inputs, $V_{D D 1}$ Side | No. of Inputs, $V_{\text {DD2 }}$ Side | Withstand <br> Voltage <br> Rating <br> (kV rms) | Fail-Safe Output State | Input Disable | Output <br> Enable | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM230D1BRWZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 5.0 | High | Yes | No | 16-Lead SOIC_W | RW-16 |
| ADuM230D1BRWZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 5.0 | High | Yes | No | 16-Lead SOIC_W | RW-16 |
| ADuM230D0BRWZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 5.0 | Low | Yes | No | 16-Lead SOIC_W | RW-16 |
| ADuM230D0BRWZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 5.0 | Low | Yes | No | 16-Lead SOIC_W | RW-16 |
| ADuM230E1BRWZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 5.0 | High | No | Yes | 16-Lead SOIC_W | RW-16 |
| ADuM230E1BRWZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 5.0 | High | No | Yes | 16-Lead SOIC_W | RW-16 |
| ADuM230E0BRWZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 5.0 | Low | No | Yes | 16-Lead SOIC_W | RW-16 |
| ADuM230EOBRWZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 5.0 | Low | No | Yes | 16-Lead SOIC_W | RW-16 |
| ADuM230D1BRIZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 5.0 | High | Yes | No | 16-Lead SOIC_IC | RI-16-2 |
| ADuM230D1BRIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 5.0 | High | Yes | No | 16-Lead SOIC_IC | RI-16-2 |
| ADuM230D0BRIZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 5.0 | Low | Yes | No | 16-Lead SOIC_IC | RI-16-2 |
| ADuM230D0BRIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 5.0 | Low | Yes | No | 16-Lead SOIC_IC | RI-16-2 |
| ADuM230E1BRIZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 5.0 | High | No | Yes | 16-Lead SOIC_IC | RI-16-2 |
| ADuM230E1BRIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 5.0 | High | No | Yes | 16-Lead SOIC_IC | RI-16-2 |
| ADuM230EOBRIZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 5.0 | Low | No | Yes | 16-Lead SOIC_IC | RI-16-2 |
| ADuM230E0BRIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 | 0 | 5.0 | Low | No | Yes | 16-Lead SOIC_IC | RI-16-2 |
| ADuM231D1BRWZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 5.0 | High | Yes | No | 16-Lead SOIC_W | RW-16 |
| ADuM231D1BRWZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 5.0 | High | Yes | No | 16-Lead SOIC_W | RW-16 |
| ADuM231DOBRWZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 5.0 | Low | Yes | No | 16-Lead SOIC_W | RW-16 |
| ADuM231DOBRWZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 5.0 | Low | Yes | No | 16-Lead SOIC_W | RW-16 |
| ADuM231E1BRWZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 5.0 | High | No | Yes | 16-Lead SOIC_W | RW-16 |
| ADuM231E1BRWZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 5.0 | High | No | Yes | 16-Lead SOIC_W | RW-16 |
| ADuM231E0BRWZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 5.0 | Low | No | Yes | 16-Lead SOIC_W | RW-16 |
| ADuM231EOBRWZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 5.0 | Low | No | Yes | 16-Lead SOIC_W | RW-16 |
| ADuM231D1BRIZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 5.0 | High | Yes | No | 16-Lead SOIC_IC | RI-16-2 |
| ADuM231D1BRIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 5.0 | High | Yes | No | 16-Lead SOIC_IC | RI-16-2 |
| ADuM231D0BRIZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 5.0 | Low | Yes | No | 16-Lead SOIC_IC | RI-16-2 |
| ADuM231D0BRIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 5.0 | Low | Yes | No | 16-Lead SOIC_IC | RI-16-2 |
| ADuM231E1BRIZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 5.0 | High | No | Yes | 16-Lead SOIC_IC | RI-16-2 |
| ADuM231E1BRIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 5.0 | High | No | Yes | 16-Lead SOIC_IC | RI-16-2 |
| ADuM231EOBRIZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 5.0 | Low | No | Yes | 16-Lead SOIC_IC | RI-16-2 |
| ADuM231EOBRIZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2 | 1 | 5.0 | Low | No | Yes | 16-Lead SOIC_IC | RI-16-2 |

[^6]
[^0]:    ${ }^{1}$ The device is considered a 2-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.
    ${ }^{2}$ Input capacitance is from any input data pin to ground.

[^1]:    ${ }^{1}$ In accordance with UL 1577, each ADuM230D/ADuM230E/ADuM231D/ADuM231E is proof tested by applying an insulation test voltage $\geq 6000 \mathrm{Vrms}$ for 1 sec.
    ${ }^{2}$ In accordance with DIN V VDE V 0884-10, each ADuM230D/ADuM230E/ADuM231D/ADuM231E is proof tested by applying an insulation test voltage $\geq 1018 \mathrm{~V}$ peak for 1 sec (partial discharge detection limit $=5 \mathrm{pC}$ ). The * marking branded on the component designates DIN V VDE V 0884-10 approval.

[^2]:    ${ }^{1}$ Refers to the continuous voltage magnitude imposed across the isolation

[^3]:    ${ }^{1} L$ means low, H means high, X means don't care, and NC means not connected, and Z means high impedance.
    ${ }^{2} V_{I x}$ and $V_{o x}$ refer to the input and output signals of a given channel ( $A, B$, or $C$ ). $V_{E x}$ refers to the output enable signal on the same side as the $V_{O x}$ inputs. $V_{D D I}$ and $V_{D D O}$ refer to the supply voltages on the input and output sides of the given channel, respectively.
    ${ }^{3}$ E0 refers to the ADuM230E0/ADuM231E0 models, and E1 refers to the ADuM230E1/ADuM231E1 models. See the Ordering Guide section.
    ${ }^{4}$ Input pins ( $\mathrm{V}_{\mathrm{l},}, \mathrm{V}_{\mathrm{Ex}}$ ) on the same side as an unpowered supply must be in a low state to avoid powering the device through its ESD protection circuitry.

[^4]:    Reference the AN-1109 Application Note for specific layout guidelines.

[^5]:    ${ }^{1}$ Reference the AN-1109 Application Note for specific layout guidelines.

[^6]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

