

**Fast Low Noise CMOS 16-Bit
Transparent Latches**

Product Features:

- $V_{CC} = 5V \pm 10\%$
- Balanced output drivers:
 $\pm 12mA$
- Output impedance:
 35Ω (typical)
- Typical VOLP (Output Ground Bounce) $< 0.5V$
at $V_{CC} = 5V, T_A = 25^\circ C$
- Bus Hold retains last active bus state during tri-state
- Hysteresis on all inputs
- Packages available:
 - 48-pin 240 mil wide plastic TSSOP (A)
 - 48-pin 300 mil wide plastic SSOP (V)
 - 48-pin 150 mil wide plastic BQSOP (B)
- Device models available on request

Product Description:


Pericom Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced 0.6 micron CMOS technology, achieving industry leading speed grades.

The PI74FCT162Q373T is a 16-bit transparent latch designed with 3-state outputs and are intended for bus oriented applications. The Output Enable and Latch Enable controls are organized to operate as two 8-bit latches or one 16-bit latch. When Latch Enable (LE) is HIGH, the flip-flops appear transparent to the data. The data that meets the set-up time when LE is LOW is latched. When OE is HIGH, the bus output is in the high impedance state.

The PI74FCT162Q373T is designed with current limiting resistors at its outputs to control the output edge rate resulting in lower ground bounce and undershoot. This device features a typical output impedance of 35Ω eliminating the need for external terminating resistors for most bus interface applications. This noise suppression benefit is designated by the letter "Q" (for quiet) in the part number.

The PI74FCT162Q373T has "Bus Hold" which retains the input's last state whenever the input goes to high-impedance preventing "floating" inputs and eliminating the need for pull-up/down resistors.

Logic Block Diagram



Product Pin Description

Pin Name	Description
\overline{xOE}	Output Enable Inputs (Active LOW)
xLE	Latch Enable Inputs (Active HIGH)
xDx	Inputs ⁽¹⁾
xOx	3-State Outputs
GND	Ground
VCC	Power


Note: 1. For the PI74FCT162Q373T, these pins have "Bus Hold". All other pins are standard, outputs, or I/Os.

Truth Table

Inputs ⁽¹⁾			Outputs ⁽¹⁾
xDx	\overline{xOE}	xLE	xOx
H	L	H	H
L	L	H	L
X	H	X	Z

Note: 1. H = High Voltage Level
 X = Don't Care L = Low Voltage Level
 Z = High Impedance

Product Pin Configuration



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only)	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	-0.5V to +7.0V
DC Input Voltage	-0.5V to +7.0V
DC Output Current	120mA
Power Dissipation	1.0W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, TA = -40°C to +85°C, VCC = 5.0V ± 10%)

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
V _{IH}	Input HIGH Voltage	Guaranteed Logic HIGH Level		2.0			V
V _{IL}	Input LOW Voltage	Guaranteed Logic LOW Level				0.8	V
I _{IH}	Input HIGH Current	Standard Input ⁽⁴⁾ , V _{CC} = Max.	V _{IN} = V _{CC}			1	μA
I _{IH}	Input HIGH Current	Bus Hold Input ⁽⁵⁾ , V _{CC} = Max.	V _{IN} = V _{CC}			±100	μA
I _{IL}	Input LOW Current	Standard Input ⁽⁴⁾ , V _{CC} = Min.	V _{IN} = GND			-1	μA
I _{IL}	Input LOW Current	Bus Hold Input ⁽⁵⁾ , V _{CC} = Min.	V _{IN} = GND			±100	μA
I _{BHH}	Bus Hold	Bus Hold Input ⁽⁵⁾ , V _{CC} = Min.	V _{IN} = 2.0V	-50			μA
I _{BHL}	Sustain Current		V _{IN} = 0.8V	+50			
I _{OZH}	High Impedance	V _{CC} = Max.	V _{OUT} = 2.7V			1	μA
I _{OZL}	Output Current	V _{CC} = Max.	V _{OUT} = 0.5V			-1	μA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18 mA			-0.7	-1.2	V
I _O	Output Drive Current	V _{CC} = Max. ⁽³⁾ , V _{OUT} = 2.5V		-50		-180	mA
V _H	Input Hysteresis				100		mV

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. The test limit for this parameter is ± 5 μA at TA = -55°C.
5. Pins with Bus Hold are identified in the pin description.
6. This specification does not apply to bi-directional functionalities with Bus Hold.

Output Drive Characteristics (Over the Operating Range)

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ ⁽²⁾	Max.	Units
I _{ODL}	Output LOW Current	V _{CC} = 5V, V _{IN} = V _{IH} OR V _{IL} , V _{OUT} = 1.5V ⁽³⁾	36	—	—	mA
I _{ODH}	Output HIGH Current	V _{CC} = 5V, V _{IN} = V _{IH} OR V _{IL} , V _{OUT} = 1.5V ⁽³⁾	-100	-166	-200	mA

Output Drive Characteristics (Over the Operating Range)

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} OR V _{IL}	I _{OH} = -12.0 mA	2.4	3.3	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min., V _{IN} = V _{IH} OR V _{IL}	I _{OL} = 12 mA	—	0.3	0.55	V

Capacitance (T_A = 25°C, f = 1 MHz)

Parameters ⁽⁴⁾	Description	Test Conditions	Typ	Max.	Units
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5.5	8	pF

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.

Power Supply Characteristics

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
I _{CC}	Quiescent Power Supply Current	V _{CC} =Max.	V _{IN} =GND or V _{CC}		0.1	500	μA
ΔI _{CC}	Supply Current per Input @ TTL HIGH	V _{CC} =Max.	V _{IN} =3.4V ⁽³⁾		0.5	1.5	mA
I _{CCD}	Supply Current per Input per MHz ⁽⁴⁾	V _{CC} =Max., Outputs Open x \overline{OE} =GND, xLE=V _{CC} One Bit Toggling 50% Duty Cycle	V _{IN} =V _{CC} V _{IN} =GND		60	100	μA/ MHz
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} =Max., Outputs Open f _i =10 MHz 50% Duty Cycle x \overline{OE} =GND, xLE=V _{CC} One Bit Toggling	V _{IN} =V _{CC} V _{IN} =GND		0.6	1.5 ⁽⁵⁾	mA
			V _{IN} =3.4V V _{IN} =GND		0.9	2.3 ⁽⁵⁾	
		V _{CC} =Max., Outputs Open f _i =2.5 MHz 50% Duty Cycle x \overline{OE} =GND, xLE=V _{CC} 16 Bits Toggling	V _{IN} =V _{CC} V _{IN} =GND		2.5	5.5 ⁽⁵⁾	
			V _{IN} =3.4V V _{IN} =GND		6.4	16.5 ⁽⁵⁾	

Notes:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device.
- Typical values are at V_{CC} = 5.0V, +25°C ambient.
- Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$
 I_{CC} = Quiescent Current
 ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_i = Input Frequency
 N_i = Number of Inputs at f_i
 All currents are in milliamps and all frequencies are in megahertz.

Switching Characteristics over Operating Range

Parameters	Description	Conditions	162Q373T		162Q373AT		162Q373CT		162Q373DT		162Q373ET		Unit
			Com.		Com.		Com.		Com.		Com.		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
tPLH tPHL	Propagation Delay xDx to xOx	CL = 50pF R1 = 500	1.5	8.0	1.5	6.5	1.5	5.2	1.5	4.2	1.5	3.4	ns
tPLH tPHL	Propagation Delay xLE to xOx		2.0	13.0	2.0	8.5	2.0	5.5	1.5	4.0	1.5	3.7	
tPZH tPZL	Output Enable Time xOE to xOx		1.5	12.0	1.5	6.5	1.5	5.5	1.5	4.8	1.5	4.8	
tPHZ tPLZ	Output Disable Time ⁽³⁾ xOE to xOx		1.5	7.5	1.5	5.5	1.5	5.0	1.5	4.0	1.5	4.0	
tSU	Output Disable Time LOW, xDx to xLE		2.0	-	2.0	-	2.0	-	1.5	-	1.0	-	
tH	Hold time HIGH or LOW, xDx to xLE		1.5	-	1.5	-	1.5	-	1.0	-	1.0	-	
tW	xLE Pulse Width HIGH ⁽³⁾		6.0	-	5.0	-	5.0	-	3.0	-	3.0	-	
tSK(o)	Outout Skew ⁽⁴⁾		-	0.5	-	0.5	-	0.5	-	0.5	-	0.5	

Notes:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.
4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.