

QUAD CHANNEL HIGH SIDE DRIVER

TARGET SPECIFICATION

Table 1. General Features


Type	R _{DSON}	I _{out}	V _{CC}
VNQ830A-E	60mΩ (*)	6A (*)	36V

(*) Per each channel

- DC SHORT CIRCUIT CURRENT: 6A
- CMOS COMPATIBLE INPUTS
- PROPORTIONAL LOAD CURRENT SENSE
- UNDervoltage AND OVERVOLTAGE SHUT-DOWN
- OVERVOLTAGE CLAMP
- THERMAL SHUT-DOWN
- CURRENT LIMITATION
- VERY LOW STAND-BY POWER DISSIPATION
- PROTECTION AGAINST:
 - LOSS OF GROUND AND LOSS OF V_{CC}
- REVERSE BATTERY PROTECTION (**)
- IN COMPLIANCE WITH THE 2002/95/EC EUROPEAN DIRECTIVE

DESCRIPTION

The VNQ830A-E is a quad HSD formed by assembling two VND830A-E chips in the same SO-28 package. The VND830A-E is a monolithic device designed in STMicroelectronics VIPower M0-3 Technology. The VNQ830A-E is intended for driving any type of multiple loads with one side connected to ground. This device has four independent channels and four analog sense outputs which deliver currents proportional to the outputs currents.

Figure 1. Package

Active current limitation combined with thermal shut-down and automatic restart protect the device against overload. Device automatically turns off in case of ground pin disconnection.

Table 2. Order Codes

Package	Tube	Tape and Reel
SO-28	VNQ830A-E	VNQ830ATR-E

Note: (**) See application schematic at page 10


Figure 2. Block Diagram

Table 3. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage	41	V
- V _{CC}	Reverse DC Supply Voltage	- 0.3	V
- I _{GND}	DC Reverse Ground Pin Current	- 200	mA
I _{OUT}	DC Output Current	Internally Limited	A
I _R	Reverse Output Current	- 6	A
I _{IN}	Input Current	+/- 10	mA
V _{CSENSE}	Current Sense Maximum Voltage	-3 +15	V V
V _{ESD}	Electrostatic Discharge (Human Body Model: R=1.5KΩ; C=100pF)		
	- INPUT	4000	V
	- CURRENT SENSE	2000	V
	- OUTPUT	5000	V
	- V _{CC}	5000	V
P _{tot}	Power dissipation (per island) at T _{lead} =25°C	6.25	W
T _j	Junction Operating Temperature	Internally Limited	°C
T _{stg}	Storage Temperature	- 55 to 150	°C


Figure 3. Configuration Diagram (Top View) & Suggested Connections for Unused and N.C. Pins

Figure 4. Current and Voltage Conventions




Table 4. Thermal Data (Per island)

Symbol	Parameter	Value		Unit
R _{thj-lead}	Thermal Resistance Junction-lead per chip	20		°C/W
R _{thj-amb}	Thermal Resistance Junction-ambient (one chip ON)	60 ⁽¹⁾	44 ⁽²⁾	°C/W
R _{thj-amb}	Thermal Resistance Junction-ambient (two chips ON)	46 ⁽¹⁾	31 ⁽²⁾	°C/W

Note: ⁽¹⁾ When mounted on a standard single-sided FR-4 board with 50mm² of Cu per island (at least 35µm thick) connected to all Vcc pins. Horizontal mounting and no artificial air flow.

Note: ⁽²⁾ When mounted on a standard single-sided FR-4 board with 6cm² of Cu per island (at least 35µm thick) connected to all Vcc pins. Horizontal mounting and no artificial air flow.

ELECTRICAL CHARACTERISTICS(8V < V_{CC} < 36V; -40°C < T_j < 150°C, unless otherwise specified)

(Per each channel)

Table 5. Power Output

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{CC} (**)	Operating Supply Voltage		5.5	13	36	V
V _{USD} (**)	Undervoltage Shut-down		3	4	5.5	V
V _{Ov} (**)	Overvoltage Shut-down		36			V
R _{ON}	On State Resistance	I _{OUT} = 2A; T _j = 25°C I _{OUT} = 2A; T _j = 150°C			60 120	mΩ mΩ
V _{clamp}	Clamp voltage	I _{CC} = 20 mA (see note 1)	41	48	55	V
I _S (**)	Supply Current	Off State; V _{CC} = 13V; V _{IN} = V _{OUT} = 0V		12	40	μA
		Off State; V _{CC} = 13V; V _{IN} = V _{OUT} = 0V; T _j = 25°C		12	25	μA
		On State; V _{IN} = 5V; V _{CC} = 13V; I _{OUT} = 0A; R _{SENSE} = 3.9KΩ			7	mA
I _{L(off1)}	Off State Output Current	V _{IN} = V _{OUT} = 0V	0		50	μA
I _{L(off3)}	Off State Output Current	V _{IN} = V _{OUT} = 0V; V _{CC} = 13V; T _j = 125°C			5	μA
I _{L(off4)}	Off State Output Current	V _{IN} = V _{OUT} = 0V; V _{CC} = 13V; T _j = 25°C			3	μA

Note: (**) Per island

Note: 1. V_{clamp} and V_{Ov} are correlated. Typical difference is 5V**Table 6. Protection (Per each channel) (see note 2)**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
I _{lim}	Current limitation	V _{CC} = 13V 5.5V < V _{CC} < 36V	6	9	15 15	A A
T _{TSD}	Thermal shut-down temperature		150	175	200	°C
T _R	Thermal reset temperature		135			°C
T _{HYST}	Thermal hysteresis		7	15		°C
V _{demag}	Turn-off output voltage clamp	I _{OUT} = 2A; V _{IN} = 0V; L = 6mH	V _{CC} -41	V _{CC} -48	V _{CC} -55	V
V _{ON}	Output voltage drop limitation	I _{OUT} = 10mA		50		mV

Note: 2. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles

Table 7. Switching (Per each channel) (V_{CC} = 13V)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
t _{d(on)}	Turn-on Delay Time	R _L = 6.5Ω from V _{IN} rising edge to V _{OUT} = 1.3V		30		μs
t _{d(off)}	Turn-off Delay Time	R _L = 6.5Ω from V _{IN} falling edge to V _{OUT} = 11.7V		30		μs
dV _{OUT} /dt _(on)	Turn-on Voltage Slope	R _L = 6.5Ω from V _{OUT} = 1.3V to V _{OUT} = 10.4V		0.40		V/μs
dV _{OUT} /dt _(off)	Turn-off Voltage Slope	R _L = 6.5Ω from V _{OUT} = 11.7V to V _{OUT} = 1.3V		0.40		V/μs

VNQ830A-E

ELECTRICAL CHARACTERISTICS (continued)

Table 8. V_{CC} - Output Diode (Per each channel)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V _F	Forward on Voltage	-I _{OUT} =1.3A; T _j =150°C			0.6	V

Table 9. Logic Input (Per each channel)


Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V _{IL}	Input Low Level				1.25	V
I _{IL}	Low Level Input Current	V _{IN} =1.25V	1			μA
V _{IH}	Input High Level		3.25			V
I _{IH}	High Level Input Current	V _{IN} =3.25V			10	μA
V _{I(hyst)}	Input Hysteresis Voltage		0.5			V
V _{ICL}	Input Clamp Voltage	I _{IN} =1mA I _{IN} =-1mA	6	6.8 -0.7	8	V V

Table 10. Current Sense (9V ≤ V_{CC} ≤ 16V) (See fig. 5)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
K ₁	I _{OUT} /I _{SENSE}	I _{OUT1,3} or I _{OUT2,4} =0.25A; V _{SENSE} =0.5V; other channels open; T _j = -40°C...150°C	1000	1400	1900	
dK ₁ /K ₁	Current Sense Ratio Drift	I _{OUT1,3} or I _{OUT2,4} =0.25A; V _{SENSE} =0.5V; other channels open; T _j = -40°C...150°C	-10		+10	%
K ₂	I _{OUT} /I _{SENSE}	I _{OUT1,3} or I _{OUT2,4} =1.6A; V _{SENSE} =4V; other channels open; T _j =-40°C T _j =25°C...150°C	1280 1300	1500 1500	1800 1780	
dK ₂ /K ₂	Current Sense Ratio Drift	I _{OUT1,3} or I _{OUT2,4} =1.6A; V _{SENSE} =4V; other channels open; T _j =-40°C...150°C	-6		+6	%
K ₃	I _{OUT} /I _{SENSE}	I _{OUT1,3} or I _{OUT2,4} =2.5A; V _{SENSE} =4V; other channels open; T _j =-40°C T _j =25°C...150°C	1280 1340	1500 1500	1680 1600	
dK ₃ /K ₃	Current Sense Ratio Drift	I _{OUT1,3} or I _{OUT2,4} =2.5A; V _{SENSE} =4V; other channels open; T _j =-40°C...150°C	-6		+6	%
I _{SENSE}	Analog Sense Leakage Current	V _{IN} =0V; I _{OUT} =0A; V _{SENSE} =0V; T _j =-40°C...150°C V _{IN} =5V; I _{OUT} =0A; V _{SENSE} =0V; T _j =-40°C...150°C	0 0		5 10	μA
V _{SENSE}	Max analog sense output voltage	V _{CC} =5.5V; I _{OUT} =1.3A; R _{SENSE} =10kΩ V _{CC} >8V, I _{OUT} =2.5A; R _{SENSE} =10kΩ	2 4			V V
V _{SENSEH}	Analog sense output voltage in overtemperature condition	V _{CC} =13V; R _{SENSE} =3.9kΩ			5.5	V
R _{SENSE}	Intrinsic sense pin resistance	V _{CC} =13V; T _j >T _{TSD} ; All Channels Open		400		Ω
t _{DSENSE}	Current sense delay response	to 90% I _{SENSE} (see note 3)			500	μs

Note: 3. Current sense signal delay after positive input slope.

Note: 4. Sense pin doesn't have to be left floating.

Figure 5. Switching Characteristics (Resistive load $R_L=6.5\Omega$)**Table 11. Truth Table (per channel)**

CONDITIONS	INPUT	OUTPUT	SENSE
Normal operation	L	L	0
	H	H	Nominal
Overtemperature	L	L	0
	H	L	V_SENSEH
Undervoltage	L	L	0
	H	L	0
Overvoltage	L	L	0
	H	L	0
Short circuit to GND	L	L	0
	H	L	$(T_j < T_{TSD}) 0$
	H	L	$(T_j > T_{TSD}) V_{SENSEH}$
Short circuit to V_{CC}	L	H	0
	H	H	< Nominal
Negative output voltage clamp	L	L	0

VNQ830A-E

Table 12. Electrical Transient Requirements

ISO T/R 7637/1 Test Pulse	TEST LEVELS					Delays and Impedance
	I	II	III	IV		
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 Ω	
2	+25 V	+50 V	+75 V	+100 V	0.2 ms 10 Ω	
3a	-25 V	-50 V	-100 V	-150 V	0.1 μs 50 Ω	
3b	+25 V	+50 V	+75 V	+100 V	0.1 μs 50 Ω	
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 Ω	
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 Ω	

ISO T/R 7637/1 Test Pulse	TEST LEVELS RESULTS			
	I	II	III	IV
1	C	C	C	C
2	C	C	C	C
3a	C	C	C	C
3b	C	C	C	C
4	C	C	C	C
5	C	E	E	E

CLASS	CONTENTS
C	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device is not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.



Figure 6. Waveforms

Figure 7. Application Schematic



GND PROTECTION NETWORK AGAINST REVERSE BATTERY

Solution 1: Resistor in the ground line (R_{GND} only). This can be used with any type of load.

The following is an indication on how to dimension the R_{GND} resistor.

$$1) R_{GND} \leq 600\text{mV} / 2(I_{S(on)\max})$$

$$2) R_{GND} \geq (-V_{CC}) / (-I_{GND})$$

where $-I_{GND}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device's datasheet.

Power Dissipation in R_{GND} (when $V_{CC} < 0$: during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)\max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the device ground then the R_{GND} will produce a shift ($I_{S(on)\max} * R_{GND}$) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same R_{GND} .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggests to utilize Solution 2 (see below).

Solution 2: A diode (D_{GND}) in the ground line.

A resistor ($R_{GND}=1\text{k}\Omega$) should be inserted in parallel to D_{GND} if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSD. Also in this case, the presence of the ground network will produce a shift ($\approx 600\text{mV}$) in the input threshold and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

Series resistor in INPUT line is also required to prevent that, during battery voltage transient, the current exceeds the Absolute Maximum Rating.

Safest configuration for unused INPUT pin is to leave it unconnected, while unused SENSE pin has to be connected to Ground pin.

LOAD DUMP PROTECTION

D_{Id} is necessary (Transil or MOV) if the load dump peak voltage exceeds V_{CC} max DC rating. The same applies if the device will be subject to transients on the V_{CC} line that are greater than the ones shown in the ISO T/R 7637/1 table.

.μC I/Os PROTECTION:

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the μC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of μC and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of μC I/Os.

$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:

For $V_{CCpeak} = -100V$ and $I_{latchup} \geq 20mA$; $V_{OH\mu C} \geq 4.5V$
 $5k\Omega \leq R_{prot} \leq 65k\Omega$.

Recommended R_{prot} value is $10k\Omega$

SO-28 Double Island Thermal Data

Figure 8. SO-28 Double Island PC Board




Table 13. Thermal Calculation According To The Pcb Heatsink Area

Chip 1	Chip 2	T_{jchip1}	T_{jchip2}	Note
ON	OFF	$R_{thA} \times P_{dchip1} + T_{amb}$	$R_{thC} \times P_{dchip1} + T_{amb}$	
OFF	ON	$R_{thC} \times P_{dchip2} + T_{amb}$	$R_{thA} \times P_{dchip2} + T_{amb}$	
ON	ON	$R_{thB} \times (P_{dchip1} + P_{dchip2}) + T_{amb}$	$R_{thB} \times (P_{dchip1} + P_{dchip2}) + T_{amb}$	$P_{dchip1}=P_{dchip2}$
ON	ON	$(R_{thA} \times P_{dchip1}) + R_{thC} \times P_{dchip2} + T_{amb}$	$(R_{thA} \times P_{dchip2}) + R_{thC} \times P_{dchip1} + T_{amb}$	$P_{dchip1}\neq P_{dchip2}$

R_{thA} = Thermal resistance Junction to Ambient with one chip ON

R_{thB} = Thermal resistance Junction to Ambient with both chips ON and $P_{dchip1}=P_{dchip2}$

R_{thC} = Mutual thermal resistance

Figure 9. $R_{thj-amb}$ Vs. PCB Copper Area In Open Box Free Air Condition






Figure 10. SO-28 Thermal Impedance Junction Ambient Single Pulse**Figure 11. Thermal fitting model of a double channel HSD in SO-28****Pulse calculation formula**

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{TH_{tp}}(1 - \delta)$$

where $\delta = t_p/T$

Table 14. Thermal Parameter

Area/island (cm ²)	0.5	6
R1=R7=R13=R15 (°C/W)	0.05	
R2=R8=R14=R16 (°C/W)	0.3	
R3=R9 (°C/W)	3.4	
R4=R10 (°C/W)	11	
R5=R11 (°C/W)	15	
R6=R12 (°C/W)	30	13
C1=C7=C13=C15 (W.s/°C)	0.001	
C2=C8=C14=C16 (W.s/°C)	5.00E-03	
C3=C9 (W.s/°C)	1.00E-02	
C4=C10 (W.s/°C)	0.2	
C5=C11 (W.s/°C)	1.5	
C6=C12 (W.s/°C)	5	8
R17=R18 (°C/W)	150	

PACKAGE MECHANICAL**Table 15. SO-28 Mechanical Data**

Symbol	millimeters		
	Min	Typ	Max
A			2.65
a1	0.10		0.30
b	0.35		0.49
b1	0.23		0.32
C		0.50	
c1		45° (typ.)	
D	17.7		18.1
E	10.00		10.65
e		1.27	
e3		16.51	
F	7.40		7.60
L	0.40		1.27
S		8° (max.)	




Figure 12. SO-28 Package Dimensions

Figure 13. SO-28 Tube Shipment (No Suffix)


Base Q.ty	28
Bulk Q.ty	700
Tube length (± 0.5)	532
A	3.5
B	13.8
C (± 0.1)	0.6

All dimensions are in mm.


Figure 14. Tape And Reel Shipment (Suffix "TR")



TAPE DIMENSIONS
According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb. 1986



Tape width	W	16
Tape Hole Spacing	P0 (± 0.1)	4
Component Spacing	P	12
Hole Diameter	D (± 0.1)	1.5
Hole Diameter	D1 (min)	1.5
Hole Position	F (± 0.05)	7.5
Compartment Depth	K (max)	6.5
Hole Spacing	P1 (± 0.1)	2

All dimensions are in mm.



REEL DIMENSIONS

Base Q.ty	1000
Bulk Q.ty	1000
A (max)	330
B (min)	1.5
C (± 0.2)	13
F	20.2
G (+ 2 / -0)	16.4
N (min)	60
T (max)	22.4

VNQ830A-E

REVISION HISTORY

Date	Revision	Description of Changes
Sept. 2004	1	- First Issue

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com