

AZ100LVE210

ECL/PECL 1:4, 1:5 Differential Clock Driver

FEATURES

- Operating Range of 3.0V to 5.5V
- Low Skew
- Guaranteed Skew Spec
- Differential Design
- V_{BB} Output
- 75kΩ Internal Input Pulldown Resistors
- Direct Replacement for ON Semiconductor MC100LVE210 & MC100E210

PACKAGE AVAILABILITY

PACKAGE	PART NO.	MARKING
PLCC 28	AZ100LVE210FN	AZM100LVE210
PLCC 28 T&R	AZ100LVE210FNR2	AZM100LVE210

DESCRIPTION


The AZ100LVE210 is a low skew 1:4, 1:5 fanout buffer designed with clock distribution in mind. The device features fully differential clock paths to minimize both device and system skew. The AZ100LVE210 offers two selectable clock inputs allowing redundant or test clocks to be incorporated into the system clock trees.

The AZ100LVE210 provides a V_{BB} output for single-ended use or a DC bias reference for AC coupling to the device. For single-ended input applications, the V_{BB} reference should be connected to one side of the CLKa/CLKb differential input pair. The input signal is then fed to the other CLKa/CLKb input. The V_{BB} should only be used as a bias for its sink/source capability is limited. When used, the V_{BB} pin should be bypassed to ground via a 0.01μF capacitor.

Both sides of the differential output must be terminated into 50Ω to ensure that the tight skew specification is met, even if only one side is used. In most applications all eight differential pairs will be used and therefore terminated. In the case where fewer than eight pairs are used, all output pairs on the same package side (sharing the same V_{CC0}) as the pairs being used should be terminated to maintain minimum skew. Failure to do this will result in small degradations of propagation delay (on the order of 10–20ps) of the outputs being used; while not being catastrophic to most designs this will result in an increase in skew.

NOTE: Specifications in the ECL/PECL tables are valid when thermal equilibrium is established.


AZ100LVE210



PIN DESCRIPTION

PIN	FUNCTION
CLKa, $\overline{\text{CLKa}}$	Differential Input Pairs
CLKb, $\overline{\text{CLKb}}$	Differential Input Pairs
Qa0, $\overline{\text{Qa0}}$ - Qa3, $\overline{\text{Qa3}}$	Differential Output Pairs
Qb0, $\overline{\text{Qb0}}$ - Qb4, $\overline{\text{Qb4}}$	Differential Output Pairs
V _{BB}	V _{BB} Output
V _{CC} , V _{CCO}	Positive Supply
V _{EE}	Negative Supply

LOGIC SYMBOL



Absolute Maximum Ratings are those values beyond which device life may be impaired.

Symbol	Characteristic	Rating			Unit
V _{CC}	PECL Power Supply (V _{EE} = 0V)	0 to +8.0			Vdc
V _I	PECL Input Voltage (V _{EE} = 0V)	0 to +6.0			Vdc
V _{EE}	ECL Power Supply (V _{CC} = 0V)	-8.0 to 0			Vdc
V _I	ECL Input Voltage (V _{CC} = 0V)	-6.0 to 0			Vdc
I _{OUT}	Output Current --- Continuous	50			mA
	--- Surge	100			
T _A	Operating Temperature Range	-40 to +85			°C
T _{STG}	Storage Temperature Range	-65 to +150			°C

100K ECL DC Characteristics (V_{EE} = -3.0V to -5.5V, V_{CC} = V_{CCO} = GND)

Symbol	Characteristic	-40°C			0°C			25°C			85°C			Unit
		Min	Typ	Max										
V _{OH}	Output HIGH Voltage ¹	-1085	-1005	-880	-1025	-955	-880	-1025	-955	-880	-1025	-955	-880	mV
V _{OL}	Output LOW Voltage ¹	-1830	-1695	-1555	-1810	-1705	-1620	-1810	-1705	-1620	-1810	-1705	-1620	mV
V _{IH}	Input HIGH Voltage	-1165		-880	-1165		-880	-1165		-880	-1165		-880	mV
V _{IL}	Input LOW Voltage	-1810		-1475	-1810		-1475	-1810		-1475	-1810		-1475	mV
V _{BB}	Reference Voltage	-1380		-1260	-1380		-1260	-1380		-1260	-1380		-1260	mV
I _{IH}	Input HIGH Current			150			150			150			150	μA
I _{IL}	Input LOW Current	0.5		0.5			0.5			0.5			0.5	μA
I _{EE}	Power Supply Current		55	60		55	60		55	60		65	70	mA

1. Each output is terminated through a 50Ω resistor to V_{CC} - 2V.

AZ100LVE210

100K LVPECL DC Characteristics ($V_{EE} = GND$, $V_{CC} = V_{CCO} = +3.3V$)

Symbol	Characteristic	-40°C			0°C			25°C			85°C			Unit	
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
V_{OH}	Output HIGH Voltage ^{1,2}	2215	2295	2420	2275	2345	2420	2275	2345	2420	2275	2345	2420	mV	
V_{OL}	Output LOW Voltage ^{1,2}	1470	1605	1745	1490	1595	1680	1490	1595	1680	1490	1595	1680	mV	
V_{IH}	Input HIGH Voltage ¹	2135		2420	2135		2420	2135		2420	2135		2420	mV	
V_{IL}	Input LOW Voltage ¹	1490		1825	1490		1825	1490		1825	1490		1825	mV	
V_{BB}	Reference Voltage ¹	1920		2040	1920		2040	1920		2040	1920		2040	mV	
I_{IH}	Input HIGH Current			150			150			150			150	μA	
I_{IL}	Input LOW Current	0.5			0.5			0.5			0.5			0.5	μA
I_{EE}	Power Supply Current		55	60		55	60		55	60		65	70	mA	

1. For supply voltages other than 3.3V, use the ECL table values and ADD supply voltage value.

2. Each output is terminated through a 50Ω resistor to $V_{CC} - 2V$.

100K PECL DC Characteristics ($V_{EE} = GND$, $V_{CC} = V_{CCO} = +5.0V$)

Symbol	Characteristic	-40°C			0°C			25°C			85°C			Unit	
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
V_{OH}	Output HIGH Voltage ^{1,2}	3915	3995	4120	3975	4045	4120	3975	4045	4120	3975	4045	4120	mV	
V_{OL}	Output LOW Voltage ^{1,2}	3170	3305	3445	3190	3295	3380	3190	3295	3380	3190	3295	3380	mV	
V_{IH}	Input HIGH Voltage ¹	3835		4120	3835		4120	3835		4120	3835		4120	mV	
V_{IL}	Input LOW Voltage ¹	3190		3525	3190		3525	3190		3525	3190		3525	mV	
V_{BB}	Reference Voltage ¹	3620		3740	3620		3740	3620		3740	3620		3740	mV	
I_{IH}	Input HIGH Current			150			150			150			150	μA	
I_{IL}	Input LOW Current	0.5			0.5			0.5			0.5			0.5	μA
I_{EE}	Power Supply Current		55	60		55	60		55	60		65	70	mA	

1. For supply voltages other than 5.0V, use the ECL table values and ADD supply voltage value.

2. Each output is terminated through a 50Ω resistor to $V_{CC} - 2V$.

AC Characteristics ($V_{EE} = -3.0V$ to $-5.5V$, $V_{CC} = V_{CCO} = GND$ or $V_{EE} = GND$, $V_{CC} = V_{CCO} = +3.0$ to $+5.5V$)

Symbol	Characteristic	-40°C			0°C			25°C			85°C			Unit
		Min	Typ	Max										
t_{PLH} / t_{PHL}	Propagation Delay to Output IN (Diff) ¹ IN (SE) ²	475 400		675 700	ps									
t_{SKEW}	Within-Device Skew Part-to-Part Skew (Diff) ³			75 250			75 250			50 200			50 200	ps
V_{PP} (AC)	Minimum Input Swing ⁴	250			250			250			250			mV
V_{CMR}	Common Mode Range ⁵	$V_{EE} + 1.8$		$V_{CC} - 0.4$	$V_{EE} + 1.8$		$V_{CC} - 0.4$	$V_{EE} + 1.8$		$V_{CC} - 0.4$	$V_{EE} + 1.8$		$V_{CC} - 0.4$	V
t_r / t_f	Rise/Fall Time 20 – 80%	200		600	200		600	275		600	275		600	ps

1. The differential propagation delay is defined as the delay from the crossing point of the differential input signals to the crossing point of the differential output signals.


2. The single-ended propagation delay is defined as the delay from the 50% point of the input signal to the 50% point of the output signal.

3. The within-device skew is defined as the worst-case difference between any two similar delay paths within a single device.

4. V_{PP} is the minimum peak-to-peak differential input swing for which AC parameters are guaranteed. The V_{PP} (min) is AC limited for the LVE210, because differential input as low as 50 mV will still produce full ECL levels at the output.

5. V_{CMR} is defined as the range within which the V_{IH} level may vary, with the device still meeting the propagation delay specification. The V_{IL} level must be such that the peak-to-peak voltage is less than 1.0V and greater than or equal to V_{PP} (min).

**PACKAGE DIAGRAM
PLCC 28**



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.32	12.57	0.485	0.495
B	12.32	12.57	0.485	0.495
C	4.20	4.57	0.165	0.180
E	2.29	2.79	0.090	0.110
F	0.33	0.48	0.013	0.019
G	1.27 BSC		0.050 BSC	
H	0.66	0.81	0.026	0.032
J	0.51		0.020	
K	0.64		0.025	
R	11.43	11.58	0.450	0.456
U	11.43	11.58	0.450	0.456
V	1.07	1.21	0.042	0.048
W	1.07	1.21	0.042	0.048
X	1.07	1.42	0.042	0.056
T		0.50		0.020
Z	2°	10°	2°	10°
G1	10.42	10.92	0.410	0.430
K1	1.02		0.040	

NOTES:

1. DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE.
2. DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE.
3. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010mm (0.250in.) PER SIDE.
4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
5. CONTROLLING DIMENSION: INCH.
6. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012mm (0.300in.). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, THE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
7. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025mm (0.635in.).

AZ100LVE210

Arizona Microtek, Inc. reserves the right to change circuitry and specifications at any time without prior notice. Arizona Microtek, Inc. makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Arizona Microtek, Inc. assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Arizona Microtek, Inc. does not convey any license rights nor the rights of others. Arizona Microtek, Inc. products are not designed, intended or authorized for use as components in systems intended to support or sustain life, or for any other application in which the failure of the Arizona Microtek, Inc. product could create a situation where personal injury or death may occur. Should Buyer purchase or use Arizona Microtek, Inc. products for any such unintended or unauthorized application, Buyer shall indemnify and hold Arizona Microtek, Inc. and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Arizona Microtek, Inc. was negligent regarding the design or manufacture of the part.