

The following document contains information on Cypress products. Although the document is marked with the name "Spansion", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

Continuity of Specifications

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

Continuity of Ordering Part Numbers

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

About Cypress

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM[™] and SRAM, Traveo[™] microcontrollers, the industry's only PSoC[®] programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense[®] capacitive touch-sensing controllers, and Wireless BLE Bluetooth[®] Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

FMB MB9A110K Series

32-bit ARM[®] Cortex[®]-M3 based Microcontroller MB9AF111K, MB9AF112K

Data Sheet (Full Production)



Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur.



Notice On Data Sheet Designations

Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

Advance Information

The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice."

Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or VIO range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local sales office.

MB9A110K Series

32-bit ARM[®] Cortex[®]-M3 based Microcontroller MB9AF111K, MB9AF112K



Data Sheet (Full Production)

Description

The MB9A110K Series are a highly integrated 32-bit microcontrollers dedicated for embedded controllers with high-performance and low cost.

These series are based on the ARM Cortex-M3 Processor with on-chip Flash memory and SRAM, and has peripheral functions such as Motor Control Timers, ADCs and Communication Interfaces (UART, CSIO, I²C, LIN).

The products which are described in this data sheet are placed into TYPE5 product categories in "FM3 Famliy PERIPHERAL MANUAL".

Note: ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.



Revision 2.0

Issue Date February 20, 2015

This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur.



Features

- 32-bit ARM Cortex-M3 Core
 - Processor version: r2p1
 - Up to 40MHz Frequency Operation
 - Integrated Nested Vectored Interrupt Controller (NVIC) : 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels
 - 24-bit System timer (Sys Tick) : System timer for OS task management

• On-chip Memories

[Flash memory]

This Series are based on two independent on-chip Flash memories.

- MainFlash
 - Up to 128Kbyte
 - Read cycle : 0 wait-cycle
 - Security function for code protection
- WorkFlash
 - 32Kbyte
 - Read cycle : 0 wait-cycle
 - · Security function is shared with code protection

[SRAM]

This Series contain a total of up to 16Kbyte on-chip SRAM. This is composed of two independent SRAM (SRAM0, SRAM1) . SRAM0 is connected to I-code bus and D-code bus of Cortex-M3 core. SRAM1 is connected to System bus.

- SRAM0 : 8 Kbyte
- SRAM1 : 8 Kbyte



- Multi-function Serial Interface (Max 4channels)
 - 2 channels with 16-steps × 9-bits FIFO (ch.0, ch.1), 2 channels without FIFO (ch.3, ch.5)
 Operation mode is selectable from the followings for each channel.
 - (In ch.5, only UART and LIN are available.)
 - UART
 - CSIO
 - LIN
 - I^2C

[UART]

- Full-duplex double buffer
- · Selection with or without parity supported
- Built-in dedicated baud rate generator
- · External clock available as a serial clock
- Hardware Flow control : Automatically control the transmission by CTS/RTS (only ch.4)
- Various error detect functions available (parity errors, framing errors, and overrun errors)

[CSIO]

- Full-duplex double buffer
- · Built-in dedicated baud rate generator
- Overrun error detect function available

[LIN]

- LIN protocol Rev.2.1 supported
- Full-duplex double buffer
- · Master/Slave mode supported
- LIN break field generate (can be changed 13 to 16-bit length)
- LIN break delimiter generate (can be changed 1 to 4-bit length)
- Various error detect functions available (parity errors, framing errors, and overrun errors)

 $[l^2C]$

Standard mode (Max 100kbps) / Fast-mode (Max 400kbps) supported

• DMA Controller (4channels)

DMA Controller has an independent bus for CPU, so CPU and DMA Controller can process simultaneously.

- 8 independently configured and operated channels
- Transfer can be started by software or request from the built-in peripherals
- Transfer address area: 32-bit (4Gbyte)
- · Transfer mode: Block transfer/Burst transfer/Demand transfer
- Transfer data type: byte/half-word/word
- Transfer block count: 1 to 16
- Number of transfers: 1 to 65536

• A/D Converter (Max 8channels)

[12-bit A/D Converter]

- Successive Approximation Register type
- Built-in 2unit
- Conversion time: 1.0µs@5V
- Priority conversion available (priority at 2levels)
- Scanning conversion mode
- Built-in FIFO for conversion data storage (for SCAN conversion: 16steps, for Priority conversion: 4steps)



• Base Timer (Max 8channels)

Operation mode is selectable from the followings for each channel.

- 16-bit PWM timer
- 16-bit PPG timer
- 16/32-bit reload timer
- 16/32-bit PWC timer
- General Purpose I/O Port

This series can use its pins as General Purpose I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated.

- Capable of pull-up control per pin
- Capable of reading pin level directly
- Built-in the port relocate function
- Up 36 fast General Purpose I/O Ports
- Some pin is 5V tolerant I/O. See "■PIN DESCRIPTION" to confirm the corresponding pins.

Multi-function Timer

The Multi-function timer is composed of the following blocks.

- 16-bit free-run timer \times 3ch.
- Input capture \times 4ch.
- Output compare × 6ch.
- A/D activating compare \times 3ch.
- Waveform generator × 3ch.
- 16-bit PPG timer \times 3ch.

The following function can be used to achieve the motor control.

- PWM signal output function
- DC chopper waveform output function
- Dead time function
- Input capture function
- A/D convertor activate function
- DTIF (Motor emergency stop) interrupt function

• Real-time clock (RTC)

The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 01 to 99.

· Interrupt function with specifying date and time (Year/Month/Day/Hour/Minute/Second/A day of the

week.) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute. • Timer interrupt function after set time or each set time.

- Capable of rewriting the time with continuing the time count.
- Leap year automatic count is available.

• Quadrature Position/Revolution Counter (QPRC)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use up/down counter.

- The detection edge of the three external event input pins AIN, BIN and ZIN is configurable.
- 16-bit position counter
- 16-bit revolution counter
- Two 16-bit compare registers

• Dual Timer (32/16-bit Down Counter)

The Dual Timer consists of two programmable 32/16-bit down counters. Operation mode is selectable from the followings for each channel.

- Free-running
- Periodic (=Reload)
- One-shot
- Watch Counter

The Watch counter is used for wake up from Low Power Consumption mode.

Interval timer: up to 64s (Max) @ Sub Clock : 32.768kHz

- External Interrupt Controller Unit
 - Up to 6 external interrupt input pin
 - Include one non-maskable interrupt (NMI)
- Watchdog Timer (2channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.

"Hardware" watchdog timer is clocked by low-speed internal CR oscillator. Therefore, "Hardware" watchdog is active in any power saving mode except RTC and STOP and Deep stand-by RTC and Deep stand-by STOP.

• CRC (Cyclic Redundancy Check) Accelerator

The CRC accelerator helps a verify data transmission or storage integrity.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- CCITT CRC16 Generator Polynomial: 0x1021
- IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7



Clock and Reset

[Clocks]

Five clock sources (2 external oscillators, 2 internal CR oscillator, and Main PLL) that are dynamically selectable.

- Main Clock : 4MHz to 48MHz
- Sub Clock : 32.768kHz
- High-speed internal CR Clock : 4MHz
- Low-speed internal CR Clock : 100kHz
- Main PLL Clock

[Resets]

- Reset requests from INITX pin
- Power on reset
- Software reset
- Watchdog timers reset
- Low-voltage detector reset
- Clock supervisor reset

• Clock Super Visor (CSV)

Clocks generated by internal CR oscillators are used to supervise abnormality of the external clocks.

- External OSC clock failure (clock stop) is detected, reset is asserted.
- External OSC frequency anomaly is detected, interrupt or reset is asserted.

• Low-Voltage Detector (LVD)

This Series include 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage has been set, Low-Voltage Detector generates an interrupt or reset.

- LVD1: error reporting via interrupt
- LVD2: auto-reset operation
- Low Power Consumption Mode Six Low Power Consumption modes supported.
 - SLEEP
 - TIMER
 - RTC
 - STOP
 - Deep stand-by RTC
 - Deep stand-by STOP
- Debug

Serial Wire JTAG Debug Port (SWJ-DP)

• Power Supply Wide range voltage: VCC = 2.7V to 5.5V



Product Lineup

• Memory size

Product name		MB9AF111K	MB9AF112K
On-chip	MainFlash	64 Kbyte	128 Kbyte
Flash memory	WorkFlash	32 Kbyte	32 Kbyte
	SRAM0	8 Kbyte	8 Kbyte
On-chip SRAM	SRAM1	8 Kbyte	8 Kbyte
L.	Total	16 Kbyte	16 Kbyte

• Function

Product name		ame	MB9AF111K MB9AF112K
Pin cou	Pin count		48/52
	int		Cortex-M3
CPU	Freq.		40 MHz
Power	supply voltage	range	2.7V to 5.5V
DMAC			4ch. (Max)
(UART	function Serial		4ch. (Max) with 16-steps × 9-bits FIFO : ch.0, ch.1 without FIFO : ch.3, ch.5 (In ch.5, only UART and LIN are available.)
	Base Timer (PWC/ Reload timer/PWM/PPG) 8ch. (Max)		8ch. (Max)
	A/D activation compare Input	3ch. 4ch.	
MF- Timer		3ch.	1 unit (Max)
	Output compare 6ch.		
	Waveform generator	3ch.	
QPRC	PPG	3ch.	1ch. (Max)
Dual Ti	imer		1 unit
	me clock		1 unit
-	Counter		1 unit
	ccelerator		Yes
	log timer		1ch. (SW) + 1ch. (HW)
	al Interrupts		$6 \text{ pins} (\text{Max}) + \text{NMI} \times 1$
	l Purpose I/O	ports	36 pins (Max)
	A/D converter	-	8ch. (2 units)
CSV (C	Clock Super Vi	isor)	Yes
LVD (I	Low-Voltage D	Detector)	2ch.
Built-ir	n High-sp	beed	4 MHz
OSC	Low-sp	eed	100 kHz
Debug	Function		SWJ-DP

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the General I/O port according to your function use. See "■Electrical Characteristics 4.AC Characteristics (3)Built-in CR Oscillation Characteristics" for accuracy of built-in CR.



Packages


Product name Package	MB9AF111K MB9AF112K
LQFP: FPT-48P-M49 (0.5mm pitch)	Ο
QFN: LCC-48P-M73 (0.5mm pitch)	O
LQFP: FPT-52P-M02 (0.65mm pitch)	0


• : Supported

Note : See "■Package Dimensions" for detailed information on each package.




Pin Assignment






<Note>





<Note>





<Note>



List of Pin Functions

• List of pin numbers

Pin No			I/O circuit	Pin state
LQFP-48 QFN-48	LQFP-52	Pin Name	type	type
1	1	VCC		-
		P50		
2	2	INT00_0	T *	
2	2	AIN0_2	I *	Н
		SIN3_1		
		P51		
2	2	INT01_0	Τψ	
3	3	BIN0_2	I *	Н
		SOT3_1		
		P52		
4		INT02_0	ΤΨ	TT
4	4	ZIN0_2	I *	Н
		SCK3_1		
-	5	NC		-
		P39		
5	6	DTTI0X_0	Е	Ι
		ADTG_2		
	7	P3A		
		RTO00_0		
6		TIOA0_1	G	Ι
		RTCCO_2		
		SUBOUT_2		
		P3B		
7	8	RTO01_0	G	Ι
		TIOA1_1		
		P3C		
8	9	RTO02_0	G	Ι
		TIOA2_1		
		P3D		
9	10	RTO03_0	G	Ι
		TIOA3_1		
		P3E		
10	11	RTO04_0	G	Ι
		TIOA4_1		
		P3F		
11	12	RTO05_0	G	Ι
		 TIOA5_1		
12	13	VSS		-



	No		I/O circuit	Pin state	
LQFP-48 QFN-48	LQFP-52	Pin Name	type	type	
13	14	С		-	
14	15	VCC		-	
15	16	P46	D	М	
15	16	X0A	D	М	
16	17	P47	D	N	
10	17	X1A	D	IN	
17	18	INITX	В	С	
18	19	P49	— Е	Ι	
10	17	TIOB0_0	L	1	
19	20	P4A	— Е	Ι	
		TIOB1_0	L	1	
-	21	NC	· · · ·	-	
20	22	PE0	C	Р	
		MD1			
21	23	MD0	J	D	
22	24	PE2	A	А	
		X0			
23	25	PE3	A	В	
	2.5	X1			
24	26	VSS		-	
25	27	P10	F	К	
		AN00			
		P11		F	
		AN01			
26	28	SIN1_1 INT02_1	F		
20	28	FRCK0_2	Г		
		IC02_0			
		WKUP1			
		P12			
		AN02			
27	29	SOT1_1	F	K	
		IC00_2	—		
		P13			
		AN03	———		
		SCK1_1	—		
28	30	IC01_2	F	K	
		RTCCO_1			
		SUBOUT_1	—		
		P14			
		AN04	—		
29	31	SIN0_1	F	L	
-		INT03_1		_	
		IC02_2	—		



Pin	No			Dia stata
LQFP-48 QFN-48	LQFP-52	Pin Name	I/O circuit type	Pin state type
		P15		
	-	AN05		
30	32	SOT0_1	F	K
	-			
31	33	AVCC		-
32	34	AVRH		-
33	35	AVSS		-
-	36	NC		-
		P23		
24	27	AN06		17
34	37 -	SCK0_0	F	K
	-	TIOA7_1		
		P22		
35	38	AN07	F	V
55	30	SOT0_0	Г	K
		TIOB7_1		
		P21		
36	39	SIN0_0	— Е	G
30	39	INT06_1	E	
		WKUP2		
-	40	NC		-
37	41	P00	— Е	Е
57	41	TRSTX	E	
		P01		
38	42	ТСК	E	Е
		SWCLK		
20	12	P02	Б	Б
39	43	TDI	E	Е
		P03		
40	44	TMS	Е	Е
		SWDIO		
		P04		1
41	45	TDO	E	Е
		SWO		
		P0F		
		NMIX		
40	16	CROUT_1	E	т
42	46	RTCCO_0	E	J
	I T	SUBOUT_0		
	Ē	WKUP0		
		P61		
	I T	SOT5_0		
43	47	TIOB2_2	Е	Ι
	I T	UHCONX		
	[Γ	DTTI0X_2		



Pin	No		I/O circuit	Pin state
LQFP-48 QFN-48	LQFP-52	Pin Name	type	type
		P60		
		SIN5_0		
44	48	TIOA2_2	I *	G
44	40	INT15_1		
		IC00_0		
		WKUP3		
45	49	VCC		-
46	50	P80	Н	0
47	51	P81	Н	0
48	52	VSS	-	-

*:5V tolerant I/O



• List of pin functions

			Pin No		
Module	Pin name	Function	LQFP-48 QFN-48	LQFP-52	
ADC	ADTG_2	A/D converter external trigger input pin	5	6	
Γ	AN00		25	27	
	AN01		26	28	
Γ	AN02		27	29	
	AN03	A/D converter analog input pin.	28	30	
	AN04	ANxx describes ADC ch.xx.	29	31	
	AN05		30	32	
AN06		34	37		
	AN07		35	38	
Base Timer	TIOA0_1	Base timer ch.0 TIOA pin	6	7	
0	TIOB0_0	Base timer ch.0 TIOB pin	18	19	
Base Timer	TIOA1_1	Base timer ch.1 TIOA pin	7	8	
1	TIOB1_0	Base timer ch.1 TIOB pin	19	20	
Base Timer	TIOA2_1		8	9	
2	TIOA2_2	Base timer ch.2 TIOA pin	44	48	
-	TIOB2_2	Base timer ch.2 TIOB pin	43	47	
Base Timer 3	TIOA3_1	Base timer ch.3 TIOA pin	9	10	
Base Timer 4	TIOA4_1	Base timer ch.4 TIOA pin	10	11	
Base Timer 5	TIOA5_1	Base timer ch.5 TIOA pin	11	12	
Base Timer	TIOA7_1	Base timer ch.7 TIOA pin	34	37	
7	TIOB7_1	Base timer ch.7 TIOB pin	35	38	
Debugger	SWCLK	Serial wire debug interface clock input pin	38	42	
	SWDIO	Serial wire debug interface data input/output pin	40	44	
	SWO	Serial wire viewer output pin	41	45	
	TCK	J-TAG test clock input pin	38	42	
	TDI	J-TAG test data input pin	39	43	
	TDO	J-TAG debug data output pin	41	45	
	TMS	J-TAG test mode state input/output pin	40	44	
-	TRSTX	J-TAG test reset Input pin	37	41	
External	INT00_0	External interrupt request 00 input pin	2	2	
Interrupt	INT01_0	External interrupt request 01 input pin	3	3	
_	INT02_0		4	4	
F	INT02_1	External interrupt request 02 input pin	26	28	
F	INT03_1	External interrupt request 03 input pin	29	31	
F	INT06_1	External interrupt request 06 input pin	36	39	
F	INT15_1	External interrupt request 15 input pin	44	48	
F	NMIX	Non-Maskable Interrupt input pin	42	46	



D	а	t	а	S	h	е	е	t

			Pin	No
Module	Pin name	Function	LQFP-48 QFN-48	LQFP-52
GPIO	P00		37	41
	P01		38	42
	P02		39	43
	P03	General-purpose I/O port 0	40	44
	P04		41	45
	P0F	P0F	42	46
	P10		25	27
	P11		26	28
	P12		27	29
	P13 General-purpose I/O port 1	28	30	
	P14	•	29	31
	P15	30	32	
	P21		36	39
	P22	General-purpose I/O port 2	35	38
	P23		34	37
	P39		5	6
	P3A		6	7
	P3B	General-purpose I/O port 3	7	8
	P3C		8	9
	P3D		9	10
	P3E		10	11
	P3F		11	12
	P46		15	16
	P47		16	17
	P49	General-purpose I/O port 4	18	19
	P4A		19	20
	P50		2	2
	P51	General-purpose I/O port 5	3	3
	P52		4	4
	P60		44	48
	P61	General-purpose I/O port 6	43	47
	P80		46	50
	P81	General-purpose I/O port 8	47	51
	PE0		20	22
	PE2	General-purpose I/O port E	22	24
	PE3		23	25



			Pin	No.
Module	ule Pin name Function		LQFP-48 QFN-48	LQFP-52
Multi-	SIN0_0	Multi-function serial interface ch.0 input	36	39
function	SIN0_1	pin	29	31
Serial 0	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used	35	38
	SOT0_1 (SDA0_1)	in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA0 when it is used in an I^2C (operation mode 4).	30	32
	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a CSIO (operation modes 2) and as SCL0 when it is used in an I ² C (operation mode 4).	34	37
Multi- function	SIN1_1	Multi-function serial interface ch.1 input pin	26	28
Serial 1	SOT1_1 (SDA1_1)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA1 when it is used in an I^2C (operation mode 4).	27	29
	SCK1_1 (SCL1_1)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a CSIO (operation modes 2) and as SCL1 when it is used in an I ² C (operation mode 4).	28	30



			Pin	No.
Module	Pin name	Function	LQFP-48 QFN-48	LQFP-52
Multi- function	SIN3_1	Multi-function serial interface ch.3 input pin	2	2
Serial 3	SOT3_1 (SDA3_1)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA3 when it is used in an I ² C (operation mode 4).	3	3
	SCK3_1 (SCL3_1)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in a CSIO (operation modes 2) and as SCL3 when it is used in an I ² C (operation mode 4).	4	4
Multi- function	SIN5_0	Multi-function serial interface ch.5 input pin	44	48
Serial 5	SOT5_0	Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is used in a UART/LIN (operation modes 0, 1, 3).	43	47



Module	Pin name	Function	Pin No	
			LQFP-48 QFN-48	LQFP-52
Multi- function Timer 0	DTTI0X_0	Input signal controlling wave form generator outputs RTO00 to RTO05 of multi-function timer 0.	5	6
	DTTI0X_2		43	47
	FRCK0_2	16-bit free-run timer ch.0 external clock input pin	26	28
	IC00_0		44	48
	IC00_2		27	29
	IC01_2	16-bit input capture ch.0 input pin of	28	30
	IC02_0	 multi-function timer 0. ICxx describes channel number. 	26	28
	IC02_2	Texx describes channel number.	29	31
	IC03_2		30	32
	RTO00_0 (PPG00_0)	Wave form generator output pin of multi-function timer 0.This pin operates as PPG00 when it is used in PPG0 output modes.	6	7
	RTO01_0 (PPG00_0)	Wave form generator output pin of multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes.	7	8
	RTO02_0 (PPG02_0)	Wave form generator output pin of multi-function timer 0.This pin operates as PPG02 when it is used in PPG0 output modes.	8	9
	RTO03_0 (PPG02_0)	Wave form generator output pin of multi-function timer 0.This pin operates as PPG02 when it is used in PPG0 output modes.	9	10
	RTO04_0 (PPG04_0)	Wave form generator output pin of multi-function timer 0.This pin operates as PPG04 when it is used in PPG0 output modes.	10	11
	RTO05_0 (PPG04_0)	Wave form generator output pin of multi-function timer 0.This pin operates as PPG04 when it is used in PPG0 output modes.	11	12



Module	Pin name	Function	Pin No	
			LQFP-48 QFN-48	LQFP-52
Quadrature Position/ Revolution Counter 0	AIN0_2	QPRC ch.0 AIN input pin	2	2
	BIN0_2	QPRC ch.0 BIN input pin	3	3
	ZIN0_2	QPRC ch.0 ZIN input pin	4	4
Real-time	RTCCO_0	0.5 seconds pulse output pin of Real-time clock pin	42	46
clock	RTCCO_1		28	30
	RTCCO_2		6	7
	SUBOUT_0	Sub clock output pin	42	46
	SUBOUT_1		28	30
	SUBOUT_2		6	7
Low Power Consumption Mode	WKUP0	Deep stand-by mode return signal input pin 0	42	46
	WKUP1	Deep stand-by mode return signal input pin 1	26	28
	WKUP2	Deep stand-by mode return signal input pin 2	36	39
	WKUP3	Deep stand-by mode return signal input pin 3	44	48




DataSheet


Module	Pin name	Function	Pin No	
			LQFP-48 QFN-48	LQFP-52
RESET	INITX	External Reset Input. A reset is valid when INITX="L".	17	18
Mode	MD0	Mode 0 pin. During normal operation, MD0="L" must be input. During serial programming to Flash memory, MD0="H" must be input.	21	23
	MD1	Mode 1 pin. During serial programming to Flash memory, MD1="L" must be input.	20	22
POWER	VCC	Power supply Pin	1	1
	VCC	Power supply Pin	14	15
Γ	VCC	Power supply Pin	45	49
GND	VSS	GND Pin	12	13
Γ	VSS	GND Pin	24	26
	VSS	GND Pin	48	52
CLOCK	X0	Main clock (oscillation) input pin	22	24
	X0A	Sub clock (oscillation) input pin	15	16
	X1	Main clock (oscillation) I/O pin	23	25
	X1A	Sub clock (oscillation) I/O pin	16	17
	CROUT_1	Built-in high-speed CR-osc clock output port	42	46
Analog POWER	AVCC	A/D converter analog power pin	31	33
	AVRH	A/D converter analog reference voltage input pin	32	34
Analog GND	AVSS	A/D converter GND pin	33	35
C pin	С	Power stabilization capacity pin	13	14
NC pin	NC	NC pin. NC pin should be kept open.	-	5
	NC	NC pin. NC pin should be kept open.	-	21
	NC	NC pin. NC pin should be kept open.	-	36
	NC	NC pin. NC pin should be kept open.	-	40















DataSheet







DataSheet





DataSheet







Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Spansion semiconductor devices.

1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

· Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

• Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

(1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

(2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

(3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

• Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

Code: DS00-00004-3E



· Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

· Precautions Related to Usage of Devices

Spansion semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Spansion 's recommended conditions. For detailed information about mount conditions, contact your sales representative.

• Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.


Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Spansion recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

• Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Spansion recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Spansion ranking of recommended conditions.





Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C. When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, Spansion packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

• Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Spansion recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.



3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

- (2) Discharge of Static Electricity When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
- (3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Spansion products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL. http://www.spansion.com/fjdocuments/fj/datasheet/e-ds/DS00-00004.pdf



Handling Devices

Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pins and GND pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 μ F be connected as a bypass capacitor between each Power supply pins and GND pins, between AVCC pin and AVSS pin near this device.

• Stabilizing power supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/ μ s when there is a momentary fluctuation on switching the power supply.

• Crystal oscillator circuit


Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

• Using an external clock

When using an external clock, the clock signal should be input to the X0, X0A pin only and the X1, X1A pin should be kept open.




• Handling when using Multi-function serial pin as I²C pin If it is using Multi-function serial pin as I²C pins, P-ch transistor of digital output is always disable. However, I²C pins need to keep the electrical characteristic like other pins and not to connect to external I²C bus system with power OFF.



• C pin

This series contains the regulator. Be sure to connect a smoothing capacitor (C_s) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor.

However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor. A smoothing capacitor of about 4.7μ F would be recommended for this series.



• Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

NC pins

NC pin should be kept open.

Notes on power-on

Turn power on/off in the following order or at the same time.

If not using the A/D converter, connect AVCC =VCC and AVSS = VSS. Turning on :VCC \rightarrow AVCC \rightarrow AVRH Turning off : AVRH \rightarrow AVCC \rightarrow VCC

Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

 Differences in features among the products with different memory sizes and between Flash products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash products and MASK products are different because chip layout and memory structures are different.


If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

Pull-Up function of 5V tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5V tolerant I/O.



Block Diagram



Memory Size

See "●Memory size" in "■Product Lineup" to confirm the memory size.




Memory Map Memory Map (1)

			1.	- 0x41FF_FFFF	Peripherals Area
					Reserved
	0xFFFF_FFFF]	0x4006_1000	DMAG
		Reserved	:	0x4006_0000	DMAC
	0xE010_0000				
	0xE000_0000	Cortex-M3 Private Peripherals			Reserved
		Reserved		0x4003_C000 0x4003_B000 0x4003_A000	RTC Watch Counter
	0x7000_0000		į	0x4003_9000	CRC
		External Device	i	0x4003_8000	MFS
	0x6000_0000	Area		0x4003_6000	Reserved
		Reserved	1	0x4003_5000	LVD/DS mode
	0x4400_0000		i	0x4003_4000	Reserved
		32Mbyte		0x4003_3000	GPIO
	0x4200_0000	Bit band alias	-i	0x4003_2000	Reserved
		Peripherals		0x4003_1000	Int-Req. Read
	0x4000_0000		,	0x4003_0000	EXTI
		- ·	1	0x4002_F000	Reserved
	0x2400_0000	Reserved		0x4002_E000	CR Trim Reserved
		32Mbyte Bit band alias		0x4002_8000	A/DC
	0x2200_0000			0x4002_7000	QPRC
	0x200E_1000	Reserved		0x4002_6000	Base Timer
	0x200E_0000	WorkFlash I/F		0x4002_5000	PPG
	0x200C_0000	WorkFlash Reserved	i.	0x4002_4000	
	0x2008_0000				Reserved
	0x2000_0000	SRAM1	1	0	Recorred
See the next page "●Memory Map (2)" for	0x1FFF_0000	SRAM0		0x4002_1000 0x4002_0000	MFT unit0
the memory size	0x0010_2000	Reserved			Reserved
details.	0x0010_0000	Security/CR Trim		0x4001_5000	Dual Timer
		MainFlack		0x4001_3000	Reserved
		MainFlash		0x4001_2000	SW WDT
	0x0000_0000			0x4001_1000	HW WDT
			-	0x4001_0000 0x4000_1000	Clock/Reset Reserved
			1	034000_1000	MainFlash I/F



Memory Map (2)





	Peri	pheral	Address	Мар	
--	------	--------	---------	-----	--

Start address	End address	Bus	Peripherals
0x4000_0000	0x4000_0FFF		MainFlash I/F register
0x4000_1000	0x4000_FFFF	AHB	Reserved
0x4001_0000	0x4001_0FFF		Clock/Reset Control
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer
0x4001_2000	0x4001_2FFF		Software Watchdog timer
0x4001_3000	0x4001_4FFF	APB0	Reserved
0x4001_5000	0x4001_5FFF		Dual-Timer
0x4001_6000	0x4001_FFFF		Reserved
0x4002_0000	0x4002_0FFF		Multi-function timer unit0
0x4002_1000	0x4002_3FFF		Reserved
0x4002_4000	0x4002_4FFF		PPG
0x4002_5000	0x4002_5FFF		Base Timer
0x4002_6000	0x4002_6FFF	APB1	Quadrature Position/Revolution Counter
0x4002_7000	0x4002_7FFF		A/D Converter
0x4002_8000	0x4002_DFFF		Reserved
0x4002_E000	0x4002_EFFF		Internal CR trimming
0x4002_F000	0x4002_FFFF		Reserved
0x4003_0000	0x4003_0FFF		External Interrupt Controller
0x4003_1000	0x4003_1FFF		Interrupt Request Batch-Read Function
0x4003_2000	0x4003_2FFF		Reserved
0x4003_3000	0x4003_3FFF		GPIO
0x4003_4000	0x4003_4FFF		Reserved
0x4003_5000	0x4003_57FF		Low Voltage Detector
0x4003_5800	0x4003_5FFF	APB2	Deep stand-by mode Controller
0x4003_6000	0x4003_7FFF		Reserved
0x4003_8000	0x4003_8FFF		Multi-function serial Interface
0x4003_9000	0x4003_9FFF		CRC
0x4003_A000	0x4003_AFFF		Watch Counter
0x4003_B000	0x4003_BFFF]	Real-time clock
0x4003_C000	0x4003_FFFF		Reserved
0x4004_0000	0x4005_FFFF		Reserved
0x4006_0000	0x4006_0FFF		DMAC register
0x4006_1000	0x41FF_FFFF	AHB	Reserved
0x200E_0000	0x200E_FFFF		WorkFlash I/F register



■ Pin Status in Each CPU State

The terms used for pin status have the following meanings.

•INITX=0

This is the period when the INITX pin is the "L" level.

•INITX=1

This is the period when the INITX pin is the "H" level.

 \cdot SPL=0

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to "0".

• SPL=1

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to "1".

• Input enabled

Indicates that the input function can be used.

• Internal input fixed at "0"

This is the status that the input function cannot be used. Internal input is fixed at "L".

• Hi-Z

Indicates that the output drive transistor is disabled and the pin is put in the Hi-Z state.

- Setting disabled Indicates that the setting is disabled.
- Maintain previous state

Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

• Analog input is enabled

Indicates that the analog input is enabled.

• GPIO selected

In Deep stand-by mode, pins switch to the general-purpose I/O port.



List of Pin Status

Pin status type	Function group	Power-on reset or low-voltage detection state Power supply unstable	INITX input state Power sup	reset state	Run mode or sleep mode state Power supply stable	sleep mo	ode, or	mode c stand-by S sta	Deep stand-by RTC mode or Deep stand-by STOP mode state Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1	INIT	X = 1	INIT	X = 1	INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
А	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
	Main crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
В	Main crystal oscillator output pin	Hi-Z/ Internal input fixed at "0"/ or Input enable	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state	Maintain previous state /When oscillation stop* ¹ ,Hi-Z/ Internal input fixed at "0"	Maintain previous state /When oscillation stop* ¹ ,Hi-Z// Internal input fixed at "0"			
С	INITX input pin	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	JTAG selected	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	Maintain	Maintain	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
E	GPIO selected	Setting disabled	Setting disabled	Setting disabled	previous state	previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state



Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state		mode, ode, or ode state	Deep stand-by RTC mode or Deep stand-by STOP mode state		Return from Deep stand-by mode state
Pin		Power supply unstable	Power sup		Power supply stable		oply stable		oply stable	Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	INIT: SPL = 0		INIT:		INITX = 1
	WKUP enabled	- Setting disabled	Setting disabled	- Setting disabled	- Maintain previous state	Maintain previous state	SPL = 1 Maintain previous state	SPL = 0 WKUP input enabled	SPL = 1 Hi-Z/ WKUP input enabled	GPIO selected
F	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled				
	External interrupt enabled selected Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state Hi-Z / Internal input fixed at "0"	GPIO selected Maintain previous	Hi-Z / Internal input fixed at "0"	GPIO selected Maintain previous
	WKUP enabled	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	state WKUP input enabled	Hi-Z / WKUP input enabled	state GPIO selected
G	External interrupt enabled selected Resource other than above	Setting disabled	Setting disabled Hi-Z/	Setting disabled Hi-Z/	Maintain previous	Maintain previous	Maintain previous state Hi-Z /	GPIO selected	Hi-Z / Internal input fixed	GPIO selected
	selected GPIO selected	Hi-Z	Input enabled	Input enabled	state	state	Internal input fixed at "0"	Maintain previous state	at "0"	Maintain previous state
	External interrupt enabled selected Resource other	Setting disabled	Setting disabled	Setting disabled	Maintain	Maintain	Maintain previous state	GPIO selected	Hi-Z /	GPIO selected
Н	than above selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	previous state	previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Internal input fixed at "0"	Maintain previous state
Ι	resource selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Maintain previous state



DataSheet

Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	RTC m	mode, iode, or ode state	Deep stand-by RTC mode or Deep stand-by STOP mode state		Return from Deep stand-by mode state
Pin		Power supply unstable	Power sup	oply stable	Power supply stable INITX = 1	Power sup	oply stable	Power sup	oply stable	Power supply stable INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	NMIX selected Resource other	Setting disabled	Setting disabled	Setting disabled	Maintain	Maintain	Maintain previous state	WKUP	Hi-Z / WKUP	GPIO selected
J	than above selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	previous state	previous state	Hi-Z / Internal input fixed at "0"	input enabled	input enabled	Maintain previous state
К	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled						
	Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Maintain previous state
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled						
L	External interrupt enabled selected Resource other than above selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state Hi-Z / Internal input fixed	GPIO selected Maintain	Hi-Z / Internal input fixed at "0"	GPIO selected Maintain
	GPIO selected						at "0"	previous state		previous state
М	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
1VI	Sub crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled



Pin status type	Function group	state	INITX input state	Device internal reset state	Run mode or sleep mode state	RTC m	mode, iode, or ode state	Deep star mode c stand-by S sta	or Deep TOP mode	Return from Deep stand-by mode state
Pir		Power supply unstable	Power sup	oply stable	Power supply stable	Power sup	oply stable		oply stable	Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	INIT		INIT		INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
Ν	Sub crystal oscillator output pin	Hi-Z/ Internal input fixed at "0"/ or Input enable	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state	Maintain previous state /When oscillation stop* ² ,Hi-Z/ Internal input fixed at "0"	oscillation stop* ² ,Hi-Z/ Internal	Maintain previous state /When oscillation stop* ² ,Hi-Z/ Internal input fixed at "0"	Maintain previous state /When oscillation stop* ² ,Hi-Z/ Internal input fixed at "0"	Maintain previous state /When oscillation stop* ² ,Hi-Z/ Internal input fixed at "0"
0	GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
Р	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Input enabled	Maintain previous state	Hi-Z / Input enabled	Maintain previous state

*1 : Oscillation is stopped at sub timer mode, low-speed CR timer mode, RTC mode, stop mode, deep stand-by RTC mode, and deep stand-by stop mode.

*2 : Oscillation is stopped at stop mode and deep stand-by stop mode.



Electrical Characteristics

1. Absolute Maximum Ratings

Parameter	Symbol	F	Rating	Unit	Remarks
Falameter	Symbol	Min	Max	Offic	Remarks
Power supply voltage * ^{1, *2}	Vcc	Vss - 0.5	Vss + 6.5	V	
Analog power supply voltage * ^{1, *³}	AVcc	Vss - 0.5	Vss + 6.5	V	
Analog reference voltage * ¹ , * ³	AVRH	Vss - 0.5	Vss + 6.5	V	
Input voltage	VI	Vss - 0.5	Vcc + 0.5 (≤6.5V)	V	
		Vss - 0.5	Vss + 6.5	V	5V tolerant
Analog pin input voltage	V _{IA}	Vss - 0.5	$\begin{array}{c} \text{AVcc} + 0.5\\ (\leq 6.5\text{V}) \end{array}$	v	
Output voltage	Vo	Vss - 0.5	$\frac{\text{Vcc} + 0.5}{(\leq 6.5\text{V})}$	v	
Clamp maximum current	I _{CLAMP}	-2	+2	mA	*7
Clamp total maximum current	$\Sigma [I_{CLAMP}]$		+20	mA	*7
			10	mA	4mA type
"L" level maximum output current *4	I _{OL}	-	20	mA	12mA type
			39	mA	P80, P81
_			4	mA	4mA type
"L" level average output current * ⁵	I _{OLAV}	-	12	mA	12mA type
			18.5	mA	P80, P81
"L" level total maximum output current	$\sum I_{OL}$	-	100	mA	
"L" level total average output current * ⁶	$\sum I_{OLAV}$	-	50	mA	
			- 10	mA	4mA type
"H" level maximum output current * ⁴	I _{OH}	-	- 20	mA	12mA type
			- 39	mA	P80, P81
			- 4	mA	4mA type
"H" level average output current * ⁵	I _{OHAV}	-	- 12	mA	12mA type
			- 20.5	mA	P80, P81
"H" level total maximum output current	$\sum I_{OH}$	-	- 100	mA	
"H" level total average output current * ⁶	$\sum I_{OHAV}$	-	- 50	mA	
Power consumption	PD	-	300	mW	
Storage temperature	T _{STG}	- 55	+ 150	°C	

*1 : These parameters are based on the condition that $V_{SS} = AV_{SS} = 0.0V$.

*2 : Vcc must not drop below V_{SS} - 0.5V.

*3 : Ensure that the voltage does not to exceed Vcc + 0.5 V, for example, when the power is turned on.


*4 : The maximum output current is the peak value for a single pin.

*5 : The average output is the average current for a single pin over a period of 100 ms.

*6 : The total average output current is the average current for all pins over a period of 100 ms.



- *7:
- See "■List of Pin Functions" and "■I/O Circuit Type" about +B input available pin.
- Use within recommended operating conditions.
- Use at DC voltage (current) the +B input.
- The +B signal should always be applied a limiting resistance placed between the +B signal and the device.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the device pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the device drive current is low, such as in the low-power consumpsion modes, the +B input potential may pass through the protective diode and increase the potential at the VCC and AVCC pin, and this may affect other devices.
- Note that if a +B signal is input when the device power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
- The following is a recommended circuit example (I/O equivalent circuit).



<WARNING>

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



(Vss = AVss = 0.0V)

Parameter	Symbol	Conditions	Va	alue	Unit	Remarks
Falameter	Symbol	Conditions	Min	Max	Unit	Remains
Power supply voltage	Vcc	-	2.7^{*2}	5.5	V	
Analog power supply voltage	AVcc	-	2.7	5.5	V	AVcc=Vcc
Analog reference voltage	AVRH	-	2.7	AVcc	V	
Smoothing capacitor	Cs	-	1	10	μF	For built-in regulator* ¹
Operating temperature	Та	-	- 40	+ 105	°C	

*1 : See " · C Pin" in "■Handling Devices" for the connection of the smoothing capacitor.

*2 : In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR(including Main PLL is used) or built-in Low-speed CR is possible to operate only.

<WARNING>

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



3. DC Characteristics

(1) Current Rating

Parameter	Symbol	Pin name		Conditions	Va	lue		Remarks
			PLL	CPU : 40 MHz, Peripheral : 40 MHz, MainFlash 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	32	41	mA	*1, *5
DUN			RUN mode	CPU : 40 MHz, Peripheral : 40 MHz, MainFlash 3 Wait FRWTR.RWT = 00 FSYNDN.SD = 011	21	28	mA	*1, *5
mode current			High-speed CR RUN mode	CPU/ Peripheral : 4 MHz* ² MainFlash 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	3.9	7.7	mA	*1
		VCC	Sub RUN mode	CPU/ Peripheral : 32 kHz MainFlash 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	0.15	3.2	mA	*1, *6
			Low-speed CR RUN mode	CPU/ Peripheral : 100 kHz MainFlash 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	0.2	3.3	mA	*1
			PLL SLEEP mode	Peripheral : 40 MHz	10	15	mA	*1, *5
SLEEP	Iccs		High-speed CR SLEEP mode	Peripheral : 4 MHz* ²	1.2	4.4	mA	*1
mode current	ices		Sub SLEEP mode	Peripheral : 32 kHz	0.1	3.1	mA	*1, *6
			Low-speed CR SLEEP mode	Peripheral : 100 kHz	0.1	3.1	mA	*1

 $(Vcc = AVcc = 2.7V \text{ to } 5.5V, Vss = AVss = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

*1 : When all ports are fixed.

*2 : When setting it to 4 MHz by trimming.

*3 : Ta=+25°C, V_{CC}=5.5V

*4 : Ta=+105°C, V_{CC}=5.5V

*5 : When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

*6 : When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)



	(Vcc = .		2.7V to 5.5V, U	SBVcc = 3.0V to $3.6V$, $Vss =$			40°C t	to + 105°C)	
Parameter	Symbol	Pin		Conditions			Unit	Remarks	
	,	name			Typ* ²	Max* ²			
			Main	$Ta = +25^{\circ}C,$	5.2	6	mA	*1, *3	
			Main	When LVD is off					
			TIMER mode	Ta = +105°C, When LVD is off	_	9	mA	*1, *3	
TIMER			mode	*3	-	9	ША	1, 5	
mode	I _{CCT}				$Ta = +25^{\circ}C,$				
current	-001			When LVD is off	60	230	μA	*1, *4	
current			Sub	*4	00	-00	pu -	-, .	
			TIMER	$Ta = +105^{\circ}C,$					
			mode	When LVD is off	-	3.1	mA	*1, *4	
				*4					
RTC				$Ta = +25^{\circ}C,$	50	210	μA	*1, *4	
mode	I _{CCR}		RTC mode	When LVD is off	50	210	μ	1, 1	
current	-CCK			$Ta = +105^{\circ}C,$	-	3.1	mA	*1, *4	
				When LVD is off					
STOP				$Ta = +25^{\circ}C$, When LVD is off	35	200	μΑ	*1	
mode	I _{CCH}		STOP mode	$Ta = +105^{\circ}C,$					
current				When LVD is off	-	3	mA	*1	
				$Ta = +25^{\circ}C,$					
		VCC	сс	When LVD is off	30	160	μA	*1, *4	
				RAM hold off			1.	,	
				$Ta = +25^{\circ}C,$					
			Deer	When LVD is off	33	160	mA	*1, *4	
	I _{CCRD}		Deep stand-by	RAM hold on					
	ICCRD		RTC mode	$Ta = +105^{\circ}C,$					
			iti e mode	When LVD is off	-	600	μA	*1	
				RAM hold off					
D				$Ta = +105^{\circ}C,$				di d	
Deep				When LVD is off	-	610	mA	*1	
stand-by				RAM hold on $Ta = +25^{\circ}C$,					
mode				a = +25 C, When LVD is off	20	150	μA	*1, *4	
current				RAM hold off	20	150	μл	1, 4	
				$Ta = +25^{\circ}C,$					
				When LVD is off	23	150	mA	*1, *4	
	.		Deep	RAM hold on				-, .	
	I _{CCHD}		stand-by	$Ta = +105^{\circ}C,$					
			STOP mode	When LVD is off	-	600	μΑ	*1	
				RAM hold off					
				$Ta = +105^{\circ}C,$					
				When LVD is off	-	610	mA	*1	
				RAM hold on					

*1 : When all ports are fixed.

 $*2: V_{CC}=5.5V$

*3 : When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

*4 : When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)



\cdot Low-Voltage Detection Current

			(V _C	$_{\rm C} = 2.7 {\rm V}$ to	5.5V, V _{SS} =	= 0V, Ta	$a = -40^{\circ}C \text{ to } + 105^{\circ}C)$
Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Falameter	Symbol	name	Conditions	Тур	Max	Onit	Remarks
Low-voltage detection circuit (LVD) power supply current	I _{CCLVD}	VCC	At operation for interrupt Vcc = 5.5V	4	7	μΑ	At not detect

 \cdot Flash Memory Current

			(V _C	$_{\rm C} = 2.7 {\rm V}$ to	5.5V, V _{SS} =	= 0V, Ta	$a = -40^{\circ}C \text{ to } + 105^{\circ}C)$	
Doromotor	Symbol	Pin	Conditions	Value		Unit	Remarks	
Parameter	Symbol	name		Тур	Max	Unit	Remarks	
Flash memory	T	VCC	MainFlash At Write/Erase	11.4	13.1	mA		
write/erase current	ICCFLASH	VLL	WorkFlash At Write/Erase	11.4	13.1	mA		

\cdot A/D Converter Current

	$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$										
Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks				
Falameter Syn	Symbol	name	Conditions	Тур	Max	Offic	Remarks				
Power supply	ower supply ope		At 1unit operation	0.57	0.72	mA					
current	I _{CCAD}	Avec	At stop	0.06	20	μΑ					
Reference power Lecture AVRH AVRH=5		At 1unit operation AVRH=5.5V	1.1	1.96	mA						
supply current			At stop	0.06	4	μΑ					



(2) Pin Characteristics

	010110100		(Vcc = AVcc = 2.7V)	to 5.5V, Vss	= AVs	s = 0V, Ta = -	40°C t	o + 105°C)
Parameter	Symbol	Pin name	Conditions		Valu	e	Llnit	Remarks
Falameter	Symbol	Tin name Conditions		Min	Тур	Max	Offic	I CHIAINS
"H" level hy input in voltage V _{IHS} MI		CMOS hysteresis input pin, MD0, MD1	-	Vcc imes 0.8	-	Vcc + 0.3	v	
(hysteresis input)		5V tolerant input pin	-	Vcc imes 0.8	-	Vss + 5.5	v	
"L" level input voltage	V _{ILS}	CMOS hysteresis input pin, MD0, MD1	-	Vss - 0.3	-	Vcc imes 0.2	v	
(hysteresis input)		5V tolerant input pin	-	Vss - 0.3	-	$Vcc \times 0.2$	V	
		4mA type	$\label{eq:cc} \begin{array}{c} Vcc \geq 4.5 \ V\\ \hline I_{OH} = - \ 4 \ mA \end{array} \\ \hline Vcc < 4.5 \ V\\ \hline I_{OH} = - \ 2 \ mA \end{array}$	Vcc - 0.5	-	Vcc	v	
"H" level output voltage	V _{OH}	12mA type	$Vcc \ge 4.5 V$ $I_{OH} = -12 mA$ $Vcc < 4.5 V$ $I_{OH} = -8 mA$	Vcc - 0.5	-	Vcc	v	
		P80/P81	$\label{eq:IOH} \begin{array}{l} Vcc \geq 4.5 \ V \\ I_{OH} = - \ 20.5 \ mA \\ Vcc < 4.5 \ V \\ I_{OH} = - \ 13.0 \ mA \end{array}$	Vcc - 0.4	-	Vcc	v	



Demonstern Ormale		Pin			Value			_
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
			$Vcc \ge 4.5 V$					
		4mA type	$I_{OL} = 4 \text{ mA}$	Vss	-	0.4	v	
		4mA type	Vcc < 4.5 V	v 55		0.4	v	
			$I_{OL} = 2 \text{ mA}$					
			$Vcc \ge 4.5 V$					
"L" level	V _{OL}	12mA type	$I_{OL} = 12 \text{ mA}$	Vss	_	0.4	v	
output voltage	, OL	12mi type	Vcc < 4.5 V	4 55		0.1	•	
			$I_{OL} = 8 \text{ mA}$					
		P80/P81	$Vcc \ge 4.5 V$			0.4	v	
			$I_{OL} = 18.5 \text{ mA}$	Vss	_			
			Vcc< 4.5 V			0.4		
			$I_{OL} = 10.5 \text{ mA}$					
Input leak current	I_{IL}	-	-	- 5	-	+5	μΑ	
Pull-up			$Vcc \ge 4.5 V$	25	50	100		
resistance value	R_{PU}	Pull-up pin	Vcc < 4.5 V	30	80	200	kΩ	
		Other than						
		VCC,						
Input	C _{IN}	VSS,	_	_	5	15	pF	
capacitance	$c_{\rm IN}$	AVCC,	_	-			Pr	
		AVSS,						
		AVRH						




4. AC Characteristics

(1) Main Clock Input Characteristics

	iput entai	actoriotic		(Vcc = 2)	.7V to 5.5V	/, Vss = ($0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$
Parameter	Symbol	Pin	Conditions	Val	lue	Unit	Remarks
Falameter	Symbol	name	Conditions	Min	Max	Onit	Remains
			$Vcc \ge 4.5V$	4	48	MHz	When crystal oscillator
Input frequency	F _{CH}		Vcc < 4.5V	4	20	WITTZ	is connected
input inequency	I CH		$Vcc \ge 4.5V$	4	48	MHz	When using external
			Vcc < 4.5V	4	20	WIIIZ	clock
Input clock cycle	t _{CYLH}	X0	$Vcc \ge 4.5V$	20.83	250	ns	When using external
-	C YLH	X1	Vcc < 4.5V	50	250	115	clock
Input clock pulse	_		Pwh/tcylh	45	55	%	When using external
width	_		Pwl/tcylh	45	55	70	clock
Input clock rise	t _{CF,}		_	_	5	ns	When using external
time and fall time	t _{CR}				5	115	clock
	F _{CM}	-	-	-	42	MHz	Master clock
	F _{CC}	-	_	_	42 MH		Base clock
Internal operating							(HCLK/FCLK)
clock frequency*1	F _{CP0}	-	-	-	42	MHz	APB0 bus clock* ²
	F _{CP1}	-	-	-	42	MHz	APB1 bus clock* ²
	F _{CP2}	-	-	-	42	MHz	APB2 bus clock* ²
	t _{CYCC}	-	_	23.8	_	ns	Base clock
Internal operating	^L CYCC	-	-	23.0	-	115	(HCLK/FCLK)
Internal operating clock cycle time* ¹	t _{CYCP0}	-	-	23.8	-	ns	APB0 bus clock* ²
CIOCK CYCIE UIIIE	t _{CYCP1}	-	-	23.8	-	ns	APB1 bus clock* ²
	t _{CYCP2}	-	-	23.8	-	ns	APB2 bus clock* ²

*1: For more information about each internal operating clock, see "CHAPTER 2-1: Clock" in "FM3 Family PERIPHERAL MANUAL".


*2: For about each APB bus which each peripheral is connected to, see "Block Diagram" in this data sheet.





(2) Sub Clock Input Characteristics

(_) con creating				$(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +105^{\circ}C)$						
Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks		
Farameter	Symbol	name	Conditions	Min	Typ Max		Unit	Remarks		
								When crystal		
		X0A	-	-	32.768	-	kHz	oscillator is		
Input frequency	1/ t _{CYLL}							connected		
			-	32		100	kHz	When using		
		X1A			-	100	KIIZ	external clock		
Innut algals avala	4	ЛIА		10		31.25		When using		
Input clock cycle	t _{CYLL}		-	10	-	51.25	μs	external clock		
Input clock pulse		Pwh/tcyll		15		~ ~	0/	When using		
width	-		Pwl/tcyll	45	-	55	%	external clock		



(3) Internal CR Oscillation Characteristics

• High-speed Internal CR

			(Vcc	c = 2.7V t	to 5.5V, V	Vss = 0	V, Ta = -40° C to $+105^{\circ}$ C)	
Parameter	Symbol	Conditions		Value		Unit	Remarks	
Falameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks	
Clock frequency		$Ta = +25^{\circ}C$	3.96	4	4.04			
	F _{CRH}	$Ta = 0^{\circ}C \text{ to } + 70^{\circ}C$	3.84	4	4.16	MHz	When trimming* ¹	
crock nequency		$Ta = -40^{\circ}C \text{ to } + 85^{\circ}C$	3.8	4	4.2	101112		
		$Ta = -40^{\circ}C \text{ to } + 85^{\circ}C$	3	4	5		When not trimming	
Frequency stability time	t _{CRWT}	-	-	-	90	μs	*2	

*1 : In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming.

*2 : Frequency stable time is time to stable of the frequency of the High-speed CR. clock after the trim value is set. After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.

• Low-speed Internal CR

			(100	-2.14	0.5.5,	100 - 00	$v, 1u = +0 \ C \ t0 + 105 \ C)$
Parameter	Symbol	Conditions		Value		Unit	Remarks
	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Clock frequency	F _{CRL}	-	50	100	150	kHz	



(4-1) Operating Conditions of Main PLL (In the case of using main clock for input of PLL) $Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

ľ	/cc	= 2.	7V	to	5.5	V,	Vss	= (9V,	. [
---	-----	------	----	----	-----	----	-----	-----	-----	-----

Parameter	Symbol	Value			Unit	Remarks
Falameter	Symbol	Min	Тур	Max	Unit	Remarks
PLL oscillation stabilization wait time* (LOCK UP time)	t _{LOCK}	100	-	-	μs	
PLL input clock frequency	F _{PLLI}	4	-	16	MHz	
PLL multiple rate	-	13	-	75	multiple	
PLL macro oscillation clock frequency	F _{PLLO}	200	I	300	MHz	
Main PLL clock frequency* ²	F _{CLKPLL}	-	-	40	MHz	

*1 : Time from when the PLL starts operating until the oscillation stabilizes.

*2 : For more information about Main PLL clock (CLKPLL), see "CHAPTER 2-1: Clock" in "FM3 Family PERIPHERAL MANUAL".

*3 : For more information about USB clock, see "CHAPTER 2-2: USB Clock Generation" in "FM3 Family PERIPHERAL MANUAL Communication Macro Part".


(4-2) Operating Conditions of Main PLL (In the case of using high-speed internal CR)

	(V	cc = 2	.7V to	5.5V, Vss	$= 0$ V, Ta $= -40^{\circ}$ C to $+105^{\circ}$ C)
Symbol	Value			Linit	Domorko
Symbol	Min	Тур	Max	Unit	Remarks
t _{LOCK}	100	-	-	μs	
F _{PLLI}	3.8	4	4.2	MHz	
-	50	-	71	multiple	
F _{PLLO}	190	-	300	MHz	
F _{CLKPLL}	-	-	42	MHz	
	F _{PLLI} - F _{PLLO}	$\begin{tabular}{ c c c c c } \hline Symbol & \hline & \hline & \\ \hline Min \\ t_{LOCK} & 100 \\ \hline & \\ F_{PLLI} & 3.8 \\ \hline & - & 50 \\ \hline & \\ F_{PLLO} & 190 \\ \hline \end{tabular}$	Symbol Value Min Typ t _{LOCK} 100 - F _{PLLI} 3.8 4 - 50 - F _{PLLO} 190 -	$\begin{tabular}{ c c c c c } \hline Symbol & \hline Value \\ \hline Min & Typ & Max \\ \hline t_{LOCK} & 100 & - & - \\ \hline F_{PLLI} & 3.8 & 4 & 4.2 \\ \hline - & 50 & - & 71 \\ \hline F_{PLLO} & 190 & - & 300 \\ \hline \end{tabular}$	$\begin{tabular}{ c c c c c } \hline Symbol & \hline Value & Unit \\ \hline Min & Typ & Max \\ \hline t_{LOCK} & 100 & - & - & \mu s \\ \hline t_{LOCK} & 3.8 & 4 & 4.2 & MHz \\ \hline - & 50 & - & 71 & multiple \\ \hline F_{PLLO} & 190 & - & 300 & MHz \\ \hline \end{tabular}$

*1 : Time from when the PLL starts operating until the oscillation stabilizes.

*2 : For more information about Main PLL clock (CLKPLL), see "CHAPTER 2-1: Clock" in "FM3 Family PERIPHERAL MANUAL".

When setting PLL multiple rate, please take the accuracy of the built-in high-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.






(5) Reset Input Characteristics

$(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$										
Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks			
Parameter	Symbol	name		Min	Max		INCINAL INS			
Reset input time	t _{INITX}	INITX	-	500	-	ns				

(6) Power-on Reset Timing

Doromotor	Symbol	Pin	Val	ue	Linit	Domorko
Parameter	Symbol	name	Min	Max	Unit	Remarks
Power supply rising time	Tr		0	-	ms	
Power supply shut down time	Toff	VCC	1	-	ms	
Time until releasing Power-on reset	Tprt		0.66	0.89	ms	



Glossary

+ VCC_minimum : Minimum Vcc of recommended operating conditions


• VDH_minimum : Minimum release voltage of Low-Voltage detection reset.

See "9. Low-Voltage Detection Characteristics"



- (7) Base Timer Input Timing
 - Timer input timing


			(Vcc = 2.7V)	to 5.5V, Vss	s = 0V, Ta =	- 40°C	$to + 105^{\circ}C)$	
Deremeter			Conditiona	Value		Lloit	Domoriko	
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks	
Input pulse width	t _{TIWH} t _{TIWL}	TIOAn/TIOBn (when using as ECK, TIN)	-	2t _{CYCP}	-	ns		



• Trigger input timing

(Vcc = 2.7V to 5.5V, Vss = 0V, Ta = - 40° C to + 105° C)

Deremeter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
Parameter	Symbol	Finname	Conditions	Min	Max	Unit	Remarks	
Input pulse width	t _{TRGH} t _{TRGL}	TIOAn/TIOBn (when using as TGIN)	-	2t _{CYCP}	-	ns		



Note: t_{CYCP} indicates the APB bus clock cycle time.

About the APB bus number which Base Timer is connected to, see "Block Diagram" in this data sheet.



(8) CSIO/UART Timing


• CSIO (SPI = 0, SCINV = 0)


	,		(Vcc = 2	.7V to 5.5V	Vss = 0	V, Ta = - 40	0° C to + 1	(05°C)
Parameter	Symbol	Pin	Conditions	Vcc < 4	4.5V	$Vcc \ge$	4.5V	Unit
Farameter	Symbol	name	Conditions	Min	Max	Min	Max	Offic
Serial clock cycle time	t _{SCYC}	SCKx		4tcycp	-	4tcycp	-	ns
SCK $\downarrow \rightarrow$ SOT delay time	t _{SLOVI}	SCKx SOTx		-30	+30	- 20	+ 20	ns
SIN \rightarrow SCK \uparrow setup time	t _{IVSHI}	SCKx SINx	Master mode	50	-	30	-	ns
SCK $\uparrow \rightarrow$ SIN hold time	t _{SHIXI}	SCKx SINx		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2tcycp - 10	-	2tcycp - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		tcycp + 10	-	tcycp + 10	-	ns
SCK $\downarrow \rightarrow$ SOT delay time	t _{SLOVE}	SCKx SOTx	Slava moda	-	50	-	30	ns
SIN \rightarrow SCK \uparrow setup time	t _{IVSHE}	SCKx SINx	Slave mode	10	-	10	I	ns
SCK $\uparrow \rightarrow$ SIN hold time	t _{SHIXE}	SCKx SINx		20	-	20	-	ns
SCK fall time	tF	SCKx		-	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	ns

Notes: • The above characteristics apply to CLK synchronous mode.

- t_{CYCP} indicates the APB bus clock cycle time. About the APB bus number which Multi-function Serial is connected to, see "■Block Diagram" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance = 30 pF.










	,		(Vcc = 2	.7V to 5.5V	Vss = 0	V, Ta = -40	0° C to + 1	105°C)
Parameter	Symbol	Pin	Conditions	Vcc < 4.5V		$Vcc \geq$	4.5V	Unit
Farameter	Symbol	name	Conditions	Min	Max	Min	Max	Onit
Serial clock cycle time	t _{SCYC}	SCKx		4tcycp	-	4tcycp	-	ns
SCK $\uparrow \rightarrow$ SOT delay time	t _{SHOVI}	SCKx SOTx		-30	+30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow$ setup time	t _{IVSLI}	SCKx SINx	Master mode	50	-	30	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	t _{SLIXI}	SCKx SINx		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2tcycp - 10	-	2tcycp - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		tcycp + 10	-	tcycp + 10	-	ns
SCK $\uparrow \rightarrow$ SOT delay time	t _{SHOVE}	SCKx SOTx	Slove mode	-	50	-	30	ns
$SIN \rightarrow SCK \downarrow$ setup time	t _{IVSLE}	SCKx SINx	Slave mode	10	-	10	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	t _{SLIXE}	SCKx SINx		20	-	20	-	ns
SCK fall time	tF	SCKx		-	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	ns


• CSIO (SPI = 0, SCINV = 1)

Notes: • The above characteristics apply to CLK synchronous mode.

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "■Block Diagram" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance = 30 pF.









· · · · ·	,		(Vcc = 2	.7V to 5.5V	Vss = 0	V, Ta = -40	0° C to + 1	05°C)
Parameter	Symbol	Pin	Conditions	Vcc < 4	4.5V	$Vcc \geq$	4.5V	Unit
Falallielei	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	t _{SCYC}	SCKx		4tcycp	-	4tcycp	-	ns
SCK $\uparrow \rightarrow$ SOT delay time	t _{SHOVI}	SCKx		-30	+30	- 20	+ 20	ns
		SOTx						
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLI}	SCKx SINx	Master mode	50	-	30	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	t _{SLIXI}	SCKx SINx		0	-	0	-	ns
$SOT \rightarrow SCK \downarrow delay time$	t _{SOVLI}	SCKx SOTx		2tcycp - 30	-	2tcycp - 30	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2tcycp - 10	-	2tcycp - 10	_	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		tcycp + 10	-	tcycp + 10	-	ns
SCK $\uparrow \rightarrow$ SOT delay time	t _{SHOVE}	SCKx SOTx	Slave mode	-	50	-	30	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLE}	SCKx SINx	Slave mode	10	-	10	-	ns
SCK $\downarrow \rightarrow$ SIN hold time	t _{SLIXE}	SCKx SINx		20	-	20	-	ns
SCK fall time	tF	SCKx		-	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	ns

• CSIO (SPI = 1, SCINV = 0)


Notes: • The above characteristics apply to CLK synchronous mode.


t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "■Block Diagram" in this data sheet.

• These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.

• When the external load capacitance = 30 pF.









UDIO (511 – 1, 5011)	-)		(Vcc = 2	.7V to 5.5V	Vss = 0	V, Ta = -40	0° C to + 1	105°C)
Parameter	Symbol	Pin	Conditions	Vcc < 4	4.5V	$Vcc \geq$	4.5V	Unit
Falametei	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	t _{SCYC}	SCKx		4tcycp	-	4tcycp	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	t _{SLOVI}	SCKx SOTx		-30	+30	- 20	+ 20	ns
SIN \rightarrow SCK \uparrow setup time	t _{IVSHI}	SCKx SINx	Master mode	50	-	30	-	ns
SCK $\uparrow \rightarrow$ SIN hold time	t _{SHIXI}	SCKx SINx		0	-	0	-	ns
SOT \rightarrow SCK \uparrow delay time	t _{SOVHI}	SCKx SOTx		2tcycp - 30	-	2tcycp - 30	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2tcycp - 10	-	2tcycp - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		tcycp + 10	-	tcycp + 10	-	ns
SCK $\downarrow \rightarrow$ SOT delay time	t _{SLOVE}	SCKx SOTx	Classe meda	-	50	-	30	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHE}	SCKx SINx	Slave mode	10	-	10	-	ns
SCK $\uparrow \rightarrow$ SIN hold time	t _{SHIXE}	SCKx SINx		20	-	20	-	ns
SCK fall time	tF	SCKx		-	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	ns


• CSIO (SPI = 1, SCINV = 1)


Notes: • The above characteristics apply to CLK synchronous mode.

t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "■Block Diagram" in this data sheet.

- These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance = 30 pF.








• UART external clock (EXT = 1)

 $(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Conditions	Min	Max	Unit	Remarks
Serial clock "L" pulse width	t _{SLSH}		tcycp + 10	-	ns	
Serial clock "H" pulse width	t _{SHSL}	C 20E	tcycp + 10	-	ns	
SCK fall time	tF	$C_L = 30 \text{ pF}$	-	5	ns	
SCK rise time	tR		-	5	ns	






(9) External Input Timing

			(Vc	c = 2.7V to 5.5V	, Vss =	= 0V, T	$a = -40^{\circ}C \text{ to } + 105^{\circ}C)$
Parameter	Symbol	Pin name	Conditions	Value	r	Unit	Remarks
rarameter	Cymbol	Tinname	Conditions	Min	Max	Onit	Remains
		ADTG					A/D converter
		ADIO	_				trigger input
		FRCKx	-	$2t_{CYCP}^{*1}$	-	ns	Free-run timer input
		ТКСКА	_				clock
		ICxx					Input capture
Innut nulse width	t _{INH,}	DTTIxX		$2t_{CYCP}^{*1}$	-	ns	Wave form
Input pulse width	t _{INL}	DITIXA	-	ZICYCP .		115	generator
		INT	-	$2t_{CYCP} + 100^{*1}$	-	ns	E (
		INTxx	*2	500			External interrupt
		NMIX	*3	500	-	ns	NMI
		WKUD.	*4	820			Deep stand-by wake
		WKUPx	*4	820	-	ns	up

*1 : t_{CYCP} indicates the APB bus clock cycle time.

About the APB bus number which A/D converter, Multi-function Timer, External interrupt are connected to, see "Block Diagram" in this data sheet.

- *2 : When in run mode, in sleep mode.
- *3 : When in stop mode, in rtc mode, in timer mode.
- *4 : When in deep stand-by stop mode, in deep stand-by rtc mode.






· · ·	,	(Vcc = 2.7)	V to 5.5 V, V ss = 0 V		$+ 105^{\circ}C$
Parameter	Symbol	Conditions	Val	ue	Unit
Falameter	Symbol	Conditions	Min	Max	Onit
AIN pin "H" width	t _{AHL}	-			
AIN pin "L" width	t _{ALL}	-			
BIN pin "H" width	t _{BHL}	-			
BIN pin "L" width	t _{BLL}	-			
BIN rise time from	t	PC_Mode2 or			
AIN pin "H" level	t _{AUBU}	PC_Mode3			
AIN fall time from	t	PC_Mode2 or		-	
BIN pin "H" level	t _{BUAD}	PC_Mode3			
BIN fall time from	t	PC_Mode2 or			
AIN pin "L" level	t _{ADBD}	PC_Mode3			
AIN rise time from	t	PC_Mode2 or			
BIN pin "L" level	t _{BDAU}	PC_Mode3			
AIN rise time from	t	PC_Mode2 or	? + ∗		ns
BIN pin "H" level	t _{BUAU}	PC_Mode3	2t _{CYCP} *		
BIN fall time from	+	PC_Mode2 or			
AIN pin "H" level	t _{AUBD}	PC_Mode3			
AIN fall time from	+	PC_Mode2 or			
BIN pin "L" level	t _{BDAD}	PC_Mode3			
BIN rise time from	<i>t</i>	PC_Mode2 or			
AIN pin "L" level	t _{ADBU}	PC_Mode3			
ZIN pin "H" width	t _{ZHL}	QCR:CGSC="0"			
ZIN pin "L" width	t _{ZLL}	QCR:CGSC="0"			
AIN/BIN rise and fall time		QCR:CGSC="1"			
from determined ZIN level	t _{ZABE}	VCK.COSC- I			
Determined ZIN level from AIN/BIN rise and fall time	t _{ABEZ}	QCR:CGSC="1"	-		


(10) Quadrature Position/Revolution Counter timing


*: t_{CYCP} indicates the APB bus clock cycle time.


About the APB bus number which Quadrature Position/Revolution Counter is connected to, see "Block Diagram" in this data sheet.













(11) I²C Timing

$(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$								
Baramatar	Symbol	Conditions	Standard-mode				lloit	Domorko
Parameter			Min	Max	Min	Max	Unit	Remarks
SCL clock frequency	F _{SCL}		0	100	0	400	kHz	
(Repeated) START condition								
hold time	t _{HDSTA}		4.0	-	0.6	-	μs	
$SDA \downarrow \rightarrow SCL \downarrow$								
SCLclock "L" width	t _{LOW}	$C_{L} = 30 \text{pF},$ $R = (V \text{p}/I_{OL})^{*1}$	4.7	-	1.3	-	μs	
SCLclock "H" width	t _{HIGH}		4.0	-	0.6	-	μs	
(Repeated) START setup time	t _{SUSTA}		4.7	-	0.6	-	μs	
$\operatorname{SCL} \uparrow \rightarrow \operatorname{SDA} \downarrow$							μο	
Data hold time	t _{HDDAT}		0	3.45^{*2}	0	0.9^{*^3}	μs	
$\operatorname{SCL} \downarrow \rightarrow \operatorname{SDA} \downarrow \uparrow$	HDDAI		0	5.45	0	0.7	μο	
Data setup time	t _{SUDAT}		250	_	100	_	ns	
$SDA \downarrow \uparrow \rightarrow SCL \uparrow$	SUDAI		230		100		115	
STOP condition setup time	t _{SUSTO}		4.0	_	0.6	_	μs	
$SCL \uparrow \rightarrow SDA \uparrow$	450510		1.0		0.0		μυ	
Bus free time between								
"STOP condition" and	t _{BUF}		4.7	-	1.3	-	μs	
"START condition"								
Noise filter	t _{SP}	-	$2 t_{CYCP}^{*4}$	-	$2 t_{CYCP}^{*4}$	-	ns	

*1 : R and C represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.


*2 : The maximum t_{HDDAT} must satisfy that it doesn't extend at least "L" period (t_{LOW}) of device's SCL signal.

*3 : Fast-mode I²C bus device can be used on Standard-mode I²C bus system as long as the device satisfies the

requirement of " $t_{SUDAT} \ge 250$ ns".

*4 : t_{CYCP} is the APB bus clock cycle time.

About the APB bus number that I2C is connected to, see "■Block Diagram" in this data sheet. To use Standard-mode, set the APB bus clock at 2 MHz or more. To use Fast-mode, set the APB bus clock at 8 MHz or more.






(12) JTAG Timing

$(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C$									
Parameter	Symbol	Pin name	Conditions	Va	alue	Unit	Remarks		
Falameter	Symbol	Finname	Conditions	Min	Max	Onit	IVEIIIdIKS		
TMS, TDI setup	t _{JTAGS}	TCK,	$Vcc \ge 4.5V$	15	-	ns			
time		TMS, TDI	Vcc < 4.5V	15					
TMS, TDI hold time	t _{JTAGH}	TCK,	$Vcc \ge 4.5V$	15	-	ns			
		TMS, TDI	Vcc < 4.5V	15					
TDO delay time	t magn	TCK,	$Vcc \ge 4.5V$	-	25	na			
		D TDO	Vcc < 4.5V	-	45	ns			

Note: When the external load capacitance = 30 pF.





5. 12-bit A/D Converter

· Electrical characteristics for the A/D converter

		(Vcc	c = AVcc =	2.7V to 5.5	$\delta V, Vss = AVs$	s = 0	$V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$	
Parameter	Symbol	Pin	Value				Domorko	
		name	Min	Тур	Max	Unit	Remarks	
Resolution	-	-	-	_	12	bit		
Integral nonlinearity	-	-	- 4.5	-	+ 4.5	LSB		
Differential nonlinearity	-	-	-2.5	-	+ 2.5	LSB	AVRH = 2.7V to 5.5V	
Zero transition voltage	V _{ZT}	ANxx	- 20	-	+ 20	mV		
Full-scale transition voltage	V _{FST}	ANxx	AVRH - 20	-	AVRH + 20	mV		
Conversion time	-		1.0^{*1}	-	-		$AVcc \ge 4.5V$	
		-	1.2^{*1}	-	-	μs	AVcc < 4.5V	
Sampling time	Ts	-	*2	-	-	20	$AVcc \ge 4.5V$	
			*2	-	-	ns	AVcc < 4.5V	
Compare clock cycle* ³	Tcck	-	50	-	2000	ns		
State transition time to operation permission	Tstt	-	-	-	1.0	μs		
Analog input capacity	C _{AIN}	-	-	-	12.9	pF		
Analog input resistance	R _{AIN}	-	-	-	2	10	$AVcc \ge 4.5V$	
					3.8	kΩ	AVcc < 4.5V	
Interchannel disparity	-	-	-	-	4	LSB		
Analog port input current	-	ANxx	-	-	5	μΑ		
Analog input voltage	-	ANxx	AVSS	-	AVRH	V		
Reference voltage	-	AVRH	2.7	-	AVCC	V		

*1 : Conversion time is the value of sampling time (Ts) + compare time (Tc).

The condition of the minimum conversion time is the following.

AVcc \geq 4.5V, HCLK=40 MHz sampling time: 300ns, compare time: 700 ns

AVcc < 4.5V, HCLK=40 MHz sampling time: 500ns, compare time: 700 ns

Ensure that it satisfies the value of sampling time (Ts) and compare clock cycle (Tcck).

For setting^{*4} of sampling time and compare clock cycle, see "CHAPTER 1-1:A/D Converter" in "FM3 Family PERIPHERAL MANUAL Analog Macro Part".

The A/D Converter register is set at APB bus clock timing. The sampling clock and compare clock are set at Base clock (HCLK).


About the APB bus number which the A/D Converter is connected to, see "Block Diagram" in this data sheet.

*2 : A necessary sampling time changes by external impedance.

Ensure that it set the sampling time to satisfy (Equation 1).

*3 : Compare time (Tc) is the value of (Equation 2).





(Equation 1) Ts \geq (R_{AIN} + Rext) × C_{AIN} × 9

Ts : Sampling time R_{AIN} : input resistance of A/D = 2k\Omega at 4.5 \leq AV_{CC} \leq 5.5


input resistance of A/D = $3.8k\Omega$ at $2.7 \le AV_{CC} \le 4.5$ C_{AIN} : input capacity of A/D = 12.9pF at $2.7 \le AV_{CC} \le 5.5$ Rext : Output impedance of external circuit

(Equation 2) Tc = Tcck \times 14

Tc : Compare time Tcck : Compare clock cycle

Definition of 12-bit A/D Converter Terms

- · Resolution
- Integral nonlinearity
- Analog variation that is recognized by an A/D converter.
 Deviation of the line between the zero-transition point (0b00000000000 ←→0b0000000001) and the full-scale transition point (0b11111111110 ←→0b1111111111) from the actual conversion characteristics.
- Differential nonlinearity
- characteristics.Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.





6. Low-voltage Detection Characteristics (1) Low-voltage Detection Reset

							$(Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$
Doromotor	Symbol	mbol Conditions		hal Canditiona Value		Unit	Domorko
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	VDL	-	2.25	2.45	2.65	V	When voltage drops
Released voltage	VDH	-	2.30	2.50	2.70	V	When voltage rises

(2) Interrupt of Low-voltage Detection

 $(Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Deremeter	Cumphel	Canditiana	Value			المناحل ا	Demente
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	VDL	SVHI = 0000	2.58	2.8	3.02	V	When voltage drops
Released voltage	VDH	5 V HI = 0000	2.67	2.9	3.13	V	When voltage rises
Detected voltage	VDL	SVHI = 0001	2.76	3.0	3.24	V	When voltage drops
Released voltage	VDH	5 V HI = 0001	2.85	3.1	3.34	V	When voltage rises
Detected voltage	VDL	SVHI = 0010	2.94	3.2	3.45	V	When voltage drops
Released voltage	VDH	5VHI = 0010	3.04	3.3	3.56	V	When voltage rises
Detected voltage	VDL	SVHI = 0011	3.31	3.6	3.88	V	When voltage drops
Released voltage	VDH	5 V HI = 0011	3.40	3.7	3.99	V	When voltage rises
Detected voltage	VDL	SVHI = 0100	3.40	3.7	3.99	V	When voltage drops
Released voltage	VDH	5VHI = 0100	3.50	3.8	4.10	V	When voltage rises
Detected voltage	VDL	SVHI = 0111	3.68	4.0	4.32	V	When voltage drops
Released voltage	VDH	3VHI = 0111	3.77	4.1	4.42	V	When voltage rises
Detected voltage	VDL	SVHI = 1000	3.77	4.1	4.42	V	When voltage drops
Released voltage	VDH	5 V HI = 1000	3.86	4.2	4.53	V	When voltage rises
Detected voltage	VDL	SVHI = 1001	3.86	4.2	4.53	V	When voltage drops
Released voltage	VDH	5 V HI = 1001	3.96	4.3	4.64	V	When voltage rises
LVD stabilization wait time	T _{LVDW}	-	-	-	2240 × tcycp*	μs	

*: t_{CYCP} indicates the APB2 bus clock cycle time.



7. MainFlash Memory Write/Erase Characteristics

(1) Write / Erase time

$(Vcc = 2.7V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter		Va	Value		Remarks	
		Typ*	Max*	Unit	Remarks	
Sector erase	Large Sector	0.7	3.7	c.	Includes write time prior to internal	
time	Small Sector	0.3	1.1	S	erase	
Half word (16- write time	llf word (16-bit) ite time 12 384 µs		μs	Not including system-level overhead time		
Chip erase tim	e	3.8	16.2	s	Includes write time prior to internal erase	

* : The typical value is immediately after shipment, the maximum value is guarantee value under 100,000 cycle of erase/write.

(2) Erase/write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)
1,000	20*
10,000	10*
100,000	5*

* : At average + 85°C

8. WorkFlash Memory Write/Erase Characteristics

(1) Write / Erase time

$(Vcc = 2.7V to 5.5V, Ta = -40^{\circ}C to + 105^{\circ}C)$					
Parameter	Value		Unit	Remarks	
Farameter	Typ*	Max*	Unit	Remarks	
Sector erase time	0.3	1.5	s	Includes write time prior to internal erase	
Half word (16-bit) write time	20	384	μs	Not including system-level overhead time	
Chip erase time	1.2	6	s	Includes write time prior to internal erase	

* : The typical value is immediately after shipment, the maximum value is guarantee value under 10,000 cycle of erase/write.

(2) Erase/write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)
1,000	20*
10,000	10*

* : At average + 85°C



9. Return Time from Low-Power Consumption Mode

(1) Return Factor: Interrupt/WKUP


The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.

• Return Count Time

			$(V_{CC} = 2.7V)$	to 5.5V, Ta	$= -40^{\circ}C \text{ to} + 105^{\circ}C)$
Parameter	Symbol	Va	lue	Unit	Remarks
Falailletei	Symbol	Тур	Max*	Unit	Remarks
SLEEP mode		t _C	YCC	ns	
High-speed CR TIMER mode, Main TIMER mode, PLL TIMER mode		40	80	μs	
Low-speed CR TIMER mode	Ticnt	370	740	μs	
Sub TIMER mode		699	929	μs	
STOP mode		505	834	μs	

* : The maximum value depends on the accuracy of built-in CR.


· Operation example of return from Low-Power consumption mode (by external interrupt*)



* : External interrupt is set to detecting fall edge.



• Operation example of return from Low-Power consumption mode (by internal resource interrupt*)



* : Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

- Notes: The return factor is different in each Low-Power consumption modes. See "CHAPTER 6: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family PERIPHERAL MANUAL about the return factor from Low-Power consumption mode.
 - When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER 6: Low Power Consumption Mode" in "FM3 Family PERIPHERAL MANUAL".



(2) Return Factor: Reset


The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.

• Return Count Time


			$(V_{CC} = 2.7V)$	to 5.5V, Ta	$= -40^{\circ}C \text{ to} + 105^{\circ}C)$
Parameter	Symbol	Va	lue	Unit	Remarks
Falametei	Symbol	Тур	Max*	Unit	Remarks
SLEEP mode		365	554	μs	
High-speed CR TIMER mode, Main TIMER mode, PLL TIMER mode		365	554	μs	
Low-speed CR TIMER mode	Trent	555	934	μs	
Sub TIMER mode		608	976	μs	
STOP mode		475	774	μs	

* : The maximum value depends on the accuracy of built-in CR.

Operation example of return from Low-Power consumption mode (by INITX)







Operation example of return from low power consumption mode (by internal resource reset*)

* : Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.


- Notes: The return factor is different in each Low-Power consumption modes. See "CHAPTER 6: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family PERIPHERAL MANUAL.
 - When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER 6: Low Power Consumption Mode" in "FM3 Family PERIPHERAL MANUAL".
 - The time during the power-on reset/low-voltage detection reset is excluded. See "(6) Power-on Reset Timing in 4. AC Characteristics in Electrical Characteristics" for the detail on the time during the power-on reset/low -voltage detection reset.
 - When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.
 - · The internal resource reset means the watchdog reset and the CSV reset.




Ordering Information

Part number	On-chip Flash memory	On-chip SRAM	Package	Packing
MB9AF111KPMC-G-JNE2	Main: 64 Kbyte Work: 32 Kbyte	16 Kbyte	Plastic • LQFP	
MB9AF112KPMC-G-JNE2	Main: 128 Kbyte Work: 32 Kbyte	16 Kbyte	48-pin (0.5mm pitch), (FPT-48P-M49)	
MB9AF111KPMC1-G-JNE2	Main: 64 Kbyte Work: 32 Kbyte	16 Kbyte	Plastic • LQFP	Tu
MB9AF112KPMC1-G-JNE2	Main: 128 Kbyte Work: 32 Kbyte	16 Kbyte	52-pin (0.65mm pitch), (FPT-52P-M02)	Tray
MB9AF111KQN-G-AVE2	Main: 64 Kbyte Work: 32 Kbyte	16 Kbyte	Plastic • QFN	
MB9AF112KQN-G-AVE2	Main: 128 Kbyte Work: 32 Kbyte	16 Kbyte	48-pin (0.5mm pitch), (LCC-48P-M73)	











48-pin plastic QFN	Lead pitch	0.5 mm
	Package width× package length	7.00 mm × 7.00 mm
	Sealing method	Plastic mold
	Mounting height	0.90 mm MAX
	Weight	_
and a man		
(LCC-48P-M73)		






DataSheet



Lead pitch	0.65 mm
Package width × package length	10.00 × 10.00 mm
Lead shape	Gullwing
Sealing method	Plastic mold
Mounting height	1.70 mm MAX
Weight	0.32 g
Code (Reference)	P-LFQFP52-10×10-0.65





Major Changes

Page	Section	Change Results
Revision	1.0	
-	-	$PRELIMINARY \rightarrow Data sheet$
7	■PRODUCT LINEUP	Added the pin count.
/	•Function	
8	PACKAGES	Revised from "Planning".
23	■I/O CIRCUIT TYPE	Corrected the following description to "TypeB".
25		Digital output \rightarrow Digital input
	■BLOCK DIAGRAM	Corrected the following description.
		• AHB (Max 40MHz) \rightarrow AHB (Max 42MHz)
		• APB0 (Max 40MHz) \rightarrow APB0 (Max 42MHz)
34		
		• APB1 (Max 40MHz) \rightarrow APB1 (Max 42MHz)
		• APB2 (Max 40MHz) \rightarrow APB2 (Max 42MHz)
		Deleted the description for "USB Clock Ctrl / PLL".
	ELECTRICAL CHARACTERISTICS	• Revised the value of "TBD".
	3. DC Characteristics (1) Current Rating	• Corrected the value.
	(1) Current Rating	- Power supply current (I _{CCR})
45,46		Typ: $60 \rightarrow 50$
,		- Power supply current (I_{CCRD}) (RAM hold off)
		Typ: $45 \rightarrow 30$
		- Power supply current (I _{CCRD}) (RAM hold on)
		Typ: $48 \rightarrow 33$
61	(9) External Input Timing	Revised the value of "TBD".
	5. 12-bit A/D Converter	• Deleted "(Preliminary value)".
66	• Electrical characteristics for the A/D	• Corrected the value of "Compare clock cycle".
	converter	Max: $10000 \rightarrow 2000$
	7. MainFlash Memory Write/Erase	Deleted"(targeted value)".
	Characteristics	Deleted (migered (mide))
70	Erase/write cycles and data hold time	
70	8. WorkFlash Memory Write/Erase	
	Characteristics	
	Erase/write cycles and data hold time	
Revision	1.1	
-	-	Company name and layout design change
Revision		
25	■I/O Circuit Type	Added the description of I^2C to the type of E and F
25, 26	■I/O Circuit Type	Added about +B input
32	Handling Devices	Added "•Stabilizing power supply voltage"
32	Handling DevicesCrystal oscillator circuit	Added the following description "Evaluate oscillation of your using crystal oscillator by your mount board."
	■Handling Devices	Evaluate oscillation of your using crystal oscillator by your mount board.
33	●C Pin	Changed the description
34	Block Diagram	Modified the block diagram
-	■Memory Map	
35	\cdot Memory map(1)	Modified the area of "Extarnal Device Area"
36	Memory MapMemory map(2)	Added the summary of Flash memory sector and the note
	Electrical Characteristics	· Added the Clamp maximum current
43, 44	1. Absolute Maximum Ratings	· Added the output current of P80 and P81
		· Added about +B input
4.5	Electrical Characteristics	Modified the minimum value of Analog reference voltage
45	2. Recommended Operation Conditions	• Added Smoothing capacitor
	_	Added the note about less than the minimum power supply voltage Changed the table format
	Electrical Characteristics	Added Main TIMER mode current
46-48	3. DC Characteristics	· Added Flash Memory Current
	(1) Current rating	Moved A/D Converter Current
	Electrical Characteristics	
51	4. AC Characteristics	Added Master clock at Ingernal operating clock frequency
	(1) Main Clock Input Characteristics	
	Electrical Characteristics	
52	 Electrical Characteristics 4. AC Characteristics (3) Built-in CR Oscillation Characteristics 	Added Frequency stability time at Built-in high-speed CR



DataSheet

Page	Section	Change Results
53	 Electrical Characteristics 4. AC Characteristics (4-1) Operating Conditions of Main PLL (4-2) Operating Conditions of Main PLL 	Added Main PLL clock frequency Added the figure of Main PLL connection
54	 Electrical Characteristics 4. AC Characteristics (6) Power-on Reset Timing 	Added Time until releasing Power-on reset Changed the figure of timing
56-63	 Electrical Characteristics 4. AC Characteristics (7) CSIO/UART Timing 	Modified from UART Timing to CSIO/UART Timing Changed from Internal shift clock operation to Master mode Changed from External shift clock operation to Slave mode
69	 Electrical Characteristics 5. 12bit A/D Converter 	 Added the typical value of Integral Nonlinearity, Differential Nonlinearity, Zero transition voltage and Full-scale transition voltage Added Conversion time at AVcc < 4.5V Modified Stage transition time to operation permission Modified the minimum value of Reference voltage
74-77	 Electrical Characteristics 9. Return Time from Low-Power Consumption Mode 	Added Return Time from Low-Power Consumption Mode
78	■Ordering Information	Changed the description of part number







Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2012-2015 Spansion All rights reserved. Spansion[®], the Spansion logo, MirrorBit[®], MirrorBit[®] EclipseTM, ORNANDTM, Easy DesignSimTM, TraveoTM and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.