## ETL9444/ETL9445 ETL9344/ETL9345

## 4-BIT NMOS MICROCONTROLLERS

- LOW COST
- POWERFUL INSTRUCTION SET
- $2 k \times 8$ ROM, $128 \times 4$ RAM
- 23 I/O LINES (ETL9444)
- TRUE VECTORED INTERRUPT, PLUS RESTART
- THREE-LEVEL SUBROUTINE STACK
- $16 \mu \mathrm{~s}$ INSTRUCTION TIME
- SINGLE SUPPLY OPERATION (4.5-6.3V)
- LOW CURRENT DRAIN (13mA max.)
- INTERNAL TIME-BASE COUNTER FOR REALTIME PROCESSING
- INTERNAL BINARY COUNTER REGISTER WITH MICROWIRE® SERIAL I/O CAPABILITY
- GENERAL PURPOSE AND TRI-STATE ${ }^{\circledR}$ OUTPUTS
- LSTTL/CMOS COMPATIBLE IN AND OUT
- DIRECT DRIVE OF LED DIGIT AND SEGMENT LINES
- SOFTWARE/HARDWARE COMPATIBLE WITH OTHER MEMBERS OF ET9400 FAMILY
- EXTENDED TEMPERATURE RANGE DEVICES
ETL9344/L9345 ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )
- WIDER SUPPLY RANGE (4.5-9.5V) OPTIONALLY AVAILABLE
- SOIC 24/28 AND PLCC 28 PACKAGES AVAILABLE


## DESCRIPTION

The ETL9444/L9445 and ETL9344/L9345 SingleChip N-Channel Microcontrollers are fully compatible with the COPS® family, fabricated using N -channel, silicon gate XMOS technology. They are complete microcomputers containing all system timing, internal logic, ROM, RAM and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The ETL9445 is identical to the ETL9444, except with 19 I/O lines instead of 23 : They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customi-

zed controller oriented processor at a low end-product cost.

The ETL9344/L9345 are exact functional equivalents, but extended temperature range versions of the ETL9444/L9445 respectively.

Figure 1 : Block Diagram (28-pin version).


## ETL9444/L9445

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
|  | Voltage at any Pin Relative to GND | -0.5 to +10 | V |
|  | Ambient Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
|  | Ambient Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Lead Temperature (soldering, 10 seconds) | 300 | ${ }^{\circ} \mathrm{C}$ |
|  | Power Dissipation | 0.75 W at $25^{\circ} \mathrm{C}$ <br> 0.4 W at $70^{\circ} \mathrm{C}$ |  |
|  |  | 120 | mA |
|  | Total Source Current | 120 | mA |

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC ELECTRICAL CHARACTERISTICS $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 9.5 \mathrm{~V}$
(unless otherwise specified)

| Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) <br> Optional Operating Voltage ( $\mathrm{V}_{\mathrm{cc}}$ ) <br> Power Supply Ripple <br> Operating Supply Current | Note 1 <br> Peak to Peak <br> All Inputs and Outputs Open | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 6.3 \\ & 9.5 \\ & 0.5 \\ & 13 \end{aligned}$ | $\begin{gathered} \hline \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| ```Input Voltage Levels CKI Input Levels Crystal Input ( \(\div 32, \div 16, \div 8\) ) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic Low ( \(\mathrm{V}_{\mathrm{IL}}\) ) Schmitt Trigger Input ( \(\div 4\) ) Logic High ( \(\mathrm{V}_{\mathrm{IH}}\) ) Logic Low ( \(\mathrm{V}_{\mathrm{IL}}\) ) RESET Input Levels Logic High Logic Low SO Input Level (test mode) All Other Inputs Logic High Logic High Logic Low Logic High Logic Low Input Capacitance Hi-Z Input Leakage``` | Schmitt Trigger Input $V_{C C}=\operatorname{Max} .$ <br> With TTL trip level options selected, $\mathrm{V}_{\mathrm{Cc}}=5 \mathrm{~V} \pm 5 \%$. With high trip level options selected. | $\begin{gathered} 2.0 \\ -0.3 \\ 0.7 \mathrm{~V}_{\mathrm{CC}} \\ -0.3 \\ 0.7 \mathrm{~V}_{\mathrm{Cc}} \\ -0.3 \\ 2.0 \\ \\ 3.0 \\ 2.0 \\ -0.3 \\ 3.6 \\ -0.3 \\ \\ -1 \end{gathered}$ | $\begin{gathered} 0.4 \\ 0.6 \\ 0.6 \\ 0.5 \\ 2.5 \\ \\ 0.8 \\ 1.2 \\ 7 \\ +1 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{pF} \\ \mu \mathrm{~A} \\ \hline \end{gathered}$ |
| Output Voltage Levels LSTTL Operation Logic High ( $\mathrm{V}_{\mathrm{OH}}$ ) Logic Low (Vol) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \% \\ & \mathrm{I}_{\mathrm{OH}}=-25 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=0.36 \mathrm{~mA} \end{aligned}$ | 2.7 | 0.4 | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| CMOS Operation Logic High Logic Low | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}-1$ | 0.2 | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |

Note : 1. V Cc voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.

## ETL9444/L9445

DC ELECTRICAL CHARACTERISTICS (continued)


## ETL9344/L9345

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
|  | Voltage at any Pin Relative to GND | -0.5 to +10 | V |
|  | Ambient Operating Temperature | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
|  | Ambient Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Lead Temperature (soldering, 10 seconds) | 300 | ${ }^{\circ} \mathrm{C}$ |
|  | Power Dissipation | 0.75 W at $25^{\circ} \mathrm{C}$ |  |
|  |  | 0.25 W at $85^{\circ} \mathrm{C}$ |  |
|  | Total Source Current | 120 | mA |
|  | Total Sink Current | 120 | mA |

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC ELECTRICAL CHARACTERISTICS $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 7.5 \mathrm{~V}$
(unless otherwise specified)

| Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Standard Operating Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) <br> Optional Operating Voltage ( $\mathrm{V}_{\mathrm{cc}}$ ) <br> Power Supply Ripple <br> Operating Supply Current | Note 1 <br> Peak to Peak <br> All Inputs and Outputs Open | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 7.5 \\ & 0.5 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| Input Voltage Levels CKI Input Levels Crystal Input <br> Logic High ( $\mathrm{V}_{\mathrm{H}}$ ) <br> Logic Low (VIL) <br> Schmitt Trigger Input <br> Logic High ( $\mathrm{V}_{\mathrm{IH}}$ ) <br> Logic Low (VIL) <br> RESET Input Levels <br> Logic High <br> Logic Low <br> SO Input Level (test mode) <br> All Other Inputs <br> Logic High <br> Logic High <br> Logic Low <br> Logic High <br> Logic Low <br> Input Capacitance <br> Hi-Z Input Leakage | Schmitt Trigger Input $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} .$ <br> With TTL trip level options selected, $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 5 \%$ With high trip level options selected | $\begin{gathered} 2.2 \\ -0.3 \\ 0.7 \mathrm{~V}_{\mathrm{CC}} \\ -0.3 \\ 0.7 \mathrm{~V}_{\mathrm{CC}} \\ -0.3 \\ 2.2 \\ 3.0 \\ 2.2 \\ -0.3 \\ 3.6 \\ -0.3 \\ -2 \end{gathered}$ | $\begin{gathered} 0.3 \\ 0.4 \\ 0.4 \\ 0.4 \\ 2.5 \\ \\ 0.6 \\ 1.2 \\ 7 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{pF} \\ \mu \mathrm{~A} \\ \hline \end{gathered}$ |
| Output Voltage Levels LSTTL Operation Logic High ( $\mathrm{V}_{\mathrm{OH}}$ ) Logic Low ( $\mathrm{V}_{\mathrm{OL}}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \% \\ & \mathrm{I}_{\mathrm{OH}}=-20 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=0.36 \mathrm{~mA} \\ & \hline \end{aligned}$ | 2.7 | 0.4 | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| CMOS Operation Logic High Logic Low | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=+10 \mu \mathrm{~A} \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}-1$ | 0.2 | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |

Note : 1. V $\mathrm{V}_{\mathrm{Cc}}$ voltage change must be less than 0.5 V in a 1 ms period to maintain proper operation.

## ETL9344/L9345

DC ELECTRICAL CHARACTERISTICS (continued)


AC ELECTRICAL CHARACTERISTICS
ETL9444/L9445: $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 9.5 \mathrm{~V}$ (unless otherwise specified)
ETL9344/L9345: $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 7.5 \mathrm{~V}$ (unless otherwise specified)

| Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Instruction Cycle Time - } \mathrm{t}_{\mathrm{c}} \\ & \text { CKI } \end{aligned}$ |  | 16 | 40 | $\mu \mathrm{S}$ |
| Input Frequency - $f_{l}$ | $\div 32$ Mode | 0.8 | 2.0 | MHz |
|  | $\div 16$ Mode | 0.4 | 1.0 | MHz |
|  | $\div 8$ Mode | 0.2 | 0.5 | MHz |
|  | $\div 4$ Mode | 0.1 | 0.25 | MHz |
| Duty Cycle |  | 30 | 60 | \% |
| Rise Time | $\mathrm{f}_{\mathrm{l}}=2 \mathrm{MHz}$ |  | 120 | ns |
| Fall Time |  |  | 80 | ns |
| CKI Using RC ( $\div 4{ }^{\text {a }}$ | $\begin{aligned} & \mathrm{R}=56 \mathrm{k} \Omega \pm 5 \% \\ & \mathrm{C}=100 \mathrm{pF} \pm 10 \% \end{aligned}$ |  |  |  |
| Instruction Cycle Time |  | 16 | 28 | $\mu \mathrm{s}$ |
| CKO as SYNC Input $\mathrm{t}_{\mathrm{SYNC}}$ |  |  |  |  |
| INPUTS: |  |  |  |  |
| $\mathrm{IN}_{3}-\mathrm{IN}_{0}, \mathrm{G}_{3}-\mathrm{G}_{0}, \mathrm{~L}_{7}-\mathrm{L}_{0}$ |  |  |  |  |
| $\mathrm{t}_{\text {SETUP }}$ |  |  | 8.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {Hold }}$ |  |  | 1.3 | $\mu \mathrm{s}$ |
| SI |  |  |  |  |
| $\mathrm{t}_{\text {SETUP }}$ |  |  | 2.0 | $\mu \mathrm{s}$ |
| thold |  |  | 1.0 | $\mu \mathrm{s}$ |
| OUTPUT PROPAGATION DELAY | Test Condition: $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V}$ |  |  |  |
| SO, SK Outputs |  |  |  |  |
| $\mathrm{t}_{\mathrm{pd} 1}, \mathrm{t}_{\mathrm{pd}} 0$ <br> All Other Outputs |  |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{pd} 1}, \mathrm{t}_{\mathrm{pd} 0}$ |  |  | 5.6 | $\mu \mathrm{S}$ |

Figure 2 : Connection Diagrams.


| Pin | Description |
| :---: | :--- |
| $\mathrm{L}_{7}-\mathrm{L}_{0}$ | 8 Bidirectional I/O Ports with TRI-STATE® |
| $\mathrm{G}_{3}-\mathrm{G}_{0}$ | 4 Bidirectional I/O Ports |
| $\mathrm{D}_{3}-\mathrm{D}_{0}$ | 4 General Purpose Outputs |
| $\mathrm{IN}_{3}-\mathrm{IN}_{0}$ | 4 General Purpose Inputs (COP444L only) |
| SI | Serial Input (or counter input) |
| SO | Serial Output (or general purpose output) |
| SK | Logic-controlled Clock (or general purpose output) |
| CKI | System Oscillator Input |
| CKO | System Oscillator Output (or general purpose input, RAM power supply, or SYNC input) |
| $\overline{\mathrm{RESET}}$ | System Reset Input |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply |
| GND | Ground |

Figure 3 : Input/output Timing Diagrams (crystal divide-by-16 mode).


Figure 3a: Synchronization Timing.


## FUNCTIONAL DESCRIPTION

A block diagram of the ETL9444 is given in figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2 volts). When a bit is reset, it is a logic " 0 " (less than 0.8 volts).
All functional references to the ETL9444/L9445 also apply to the ETL9344/L9345.

## PROGRAM MEMORY

Program Memory consists of a 2048 byte ROM. As can be seen by an examination of the ETL9444/L9445 instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID, and LQID instructions, ROM must often be thought of as being organized into 32 pages of 64 words each.
ROM addressing is accomplished by a 11-bit PC register. Its binary value selects one of the 2048 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value. Three levels of subroutine nesting are implemented by the 11-bit subroutine save registers, SA, SB, and SC ; providing a last-in, first-out (LIFO) hardware subroutine stack.
ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

## DATA MEMORY

Data memory consists of a 512-bit RAM, organized as 8 data registers of 164 -bit digits. RAM addressing is implemented by a 7 -bit B register whose upper 3 bits ( Br ) select 1 of 8 data registers and lower 4 bits ( Bd ) select 1 of 164 -bit digits in the selected data register. While the 4-bit contents of the selected

RAM digit ( M ) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the $Q$ latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the 7-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the $D$ outputs.

## INTERNAL LOGIC

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the $B$ register, to load and input 4 bits of the 8 -bit $Q$ latch data, to input 4 bits of the 8 -bit $\mathrm{LI} / \mathrm{O}$ port data and to perform data exchanges with the SIO register.
A 4-bit adder performs the arithmetic and logic functions, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below).
Four general-purpose inputs, $\mathrm{IN}_{3}-\mathrm{I} \mathrm{N}_{0}$, are provided.
The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. The D outputs can be directly connected to the digits of a multiplexed LED display.
The G register contents are outputs to 4 generalpurpose bidirectional I/O ports. G I/O ports can be directly connected to the digits of a multiplexed LED display.
The $Q$ register is an internal, latched, 8-bit register, used to hold data loaded to or from M and A , as well as 8 -bit data from ROM. Its contents are output to the LI/O ports when the L drivers are enabled under program control (See LEI instruction).

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of $L$ may be read directly into $A$ and $M$. $L$ I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sg and decimal point segments of the display.
The SIO register functions as a 4-bit serial-in/serialout shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below). Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream, SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.
The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL ; in the shift register mode, SK outputs SKL ANDed with the clock.
The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register ( $\mathrm{EN}_{3}-\mathrm{EN}_{0}$ ).

1. The least significant bit of the enable register, $E N_{0}$, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With EN $\mathrm{E}_{0}$ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going
pulse ("1" to "0") ocurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $E N_{3}$. With $E N_{0}$ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below). The SK output becomes a logic-controlled clock.
2. With $E N_{1}$ set the $I N_{1}$ input is enabled as an interrupt input. Immediately following an interrupt, $\mathrm{EN}_{1}$ is reset to disable further interrupts.
3. With $E N_{2}$ set, the $L$ drivers are enabled to output the data in Q to the LI/O ports. Resetting EN2 disables the $L$ drivers, placing the LI/O ports in a high-impedance input state.
4. $E N_{3}$, in conjunction with $E N_{0}$, affects the SO output. With EN 0 set (binary counter option selected) SO will output the value loaded into $\mathrm{EN}_{3}$. With ENo reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting $\mathrm{EN}_{3}$ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to " 0 ". The table below provides a summary of the modes associated with $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$.

Enable Register Modes - Bits $\mathrm{EN}_{3}$ and $\mathrm{EN}_{0}$

| $\mathrm{EN}_{3}$ | $E N_{0}$ | SIO | SI | SO | SK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Shift Register | Input to Shift Register | 0 | $\begin{aligned} & \text { If } S K L=1, S K=\text { Clock } \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 1 | 0 | Shift Register | Input to Shift Register | Serial Out | $\begin{aligned} & \text { If } S K L=1, S K=\text { Clock } \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |
| 0 | 1 | Binary Counter | Input to Binary Counter | 0 | If $\mathrm{SKL}=1, \mathrm{SK}=1$ |
| 1 | 1 | Binary Counter | Input to Binary Counter | 1 | $\begin{aligned} & \text { If } S K L=0, S K=0 \\ & \text { If } S K L=1, S K=1 \\ & \text { If } S K L=0, S K=0 \end{aligned}$ |

## INTERRUPT

The following features are associated with the IN1 interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.
a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC +1) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level
(PC + $1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC}$ ). Any previous contents of SC are lost. The program counter is
set to hex address 0FF (the last word of page 3) and $E N_{1}$ is reset.
b. An interrupt will be acknowledged only after the following conditions are met :

1. $E N_{1}$ has been set.
2. A low-going pulse ("1" to " 0 ") at least two instruction cycles wide occurs on the $\mathrm{IN}_{1}$ input.
3. A currently executing instruction has been completed.

SGS-THOMSON
NZCROELECTRONICS
4. All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and LQID instructions should not be nested within the interrupt service routine, since their popping the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
d. The first instruction of the interrupt routine at hex address 0FF must be a NOP.
e. A LEI instruction can be put immediately before the RET to re-enable interrupts.

## INITIALIZATION

The Reset Logic will initialize (clear) the device upon power-up if the power supply rise time is less than 1 ms and greater than $1 \mu \mathrm{~s}$. If the power supply rise time is greater than 1 ms , the user use provide an external RC network and diode to the RESET pin as shown below. If the RC network is not used, the $\overline{R E}-$ SET pin must be pulled up to $\mathrm{V}_{\mathrm{Cc}}$ either by the internal load or by an external resistor ( $\geq 40 \mathrm{k} \Omega$ ) to $\mathrm{V}_{\mathrm{cc}}$. The RESET pin is configured as a Schmitt trigger input. Initialization will occur whenever a logic " 0 " is applied to the RESET input, provided it stays low for at least three instruction cycle times.

Power-up Clear Circuit.


Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.

## OSCILLATOR

There are three basic clock oscillator configurations available as shown by figure 4.
a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 32 (optional by 16 or 8 ).
b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 32 (optional by 16 or 8 ) to give the instruction cycle time. CKO is now available to be used as the RAM power supply ( $\mathrm{V}_{\mathrm{R}}$ ), as a general purpose input, or as a SYNC input.
c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4 . CKO is available as the RAM power supply ( $\mathrm{V}_{\mathrm{R}}$ ) or as a general purpose input.

SGS-THOMSON

Figure 4 : ETL9444/L9445 Oscillator.


## CRYSTAL OSCILLATOR

| Crystal | Component Values |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Value | R1 $(\Omega)$ | R2 $(\Omega)$ | C1 $(\mathrm{pF})$ | C2 $(\mathrm{pF})$ |
| 455 kHz | 4.7 k | 1 M | 220 | 220 |
| 2.097 MHz | 1 k | 1 M | 30 | $6-36$ |

## CKO PIN OPTIONS

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. As an option CKO can be a SYNC input as described above. As another option CKO can be a general purpose input, read into bit 2 of $A$ (accumulator) upon execution of an INIL instruction. As another option, CKO can be a RAM power supply pin $\left(\mathrm{V}_{\mathrm{R}}\right)$, allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using either option is appropriate in applications where the ETL9444/L9445 system timing configuration does not require use of the CKO pin.

## I/O OPTIONS

ETL9444/L9445 outputs have the following optional configurations, illustrated in figure 5.
a. Standard - an enhancement mode device to ground in con junction with a depletion-mode device to $\mathrm{V}_{\mathrm{Cc}}$, compatible with LSTTL and CMOS input requirements. Available on SO, SK, and all D and G outputs.

## RC CONTROLLED OSCILLATOR

| $\mathbf{R}(k \Omega)$ | $\mathbf{C}(\mathrm{pF})$ | Instruction Cycle <br> Time $(\mu \mathbf{s})$ |
| :---: | :---: | :---: |
| 51 | 100 | $19 \pm 15 \%$ |
| 82 | 56 | $19 \pm 13 \%$ |

Note : $200 \mathrm{k} \Omega \geq \mathrm{R} \geq 25 \mathrm{k} \Omega$
$360 \mathrm{pF} \geq \mathrm{C} \geq 50 \mathrm{pF}$
b. Open-Drain - an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
c. Push-Pull - An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to Vcc. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
d. Standard L - same as a., but may be disabled. Available on L outputs only.
e. Open Drain L - same as b., but may be disabled. Available on L outputs only.
f. LED Direct Drive - an enhancement-mode device to ground and to $\mathrm{V}_{\mathrm{Cc}}$, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (See Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED
segment blanking for a multiplexed display. Available on L outputs only.
g. TRI-STATE ${ }^{\circledR}$ Push-Pull - an enhancementmode device to ground and $\mathrm{V}_{\mathrm{cc}}$. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers. Available on L outputs only.
ETL9444, L9445 inputs have the following optional configurations :
h. An on-chip depletion load device to $\mathrm{V}_{\mathrm{cc}}$.
i. A Hi-Z input which must be driven to a " 1 " or "0" by external components.
The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (lout and Vout curves are given in figure 6 for each of these devices to allow the designer to effectively use these I/O configurations in designing a system.
The SO, SK outputs can be configured as shown in a., b., or $\mathbf{c}$. The $D$ and $G$ outputs can be configured as shown in a. or b. Note that when inputting data to the G ports, the G outputs should be set to "1". The L outputs can be configured as in d., e., f. or g.
An important point to remember if using configuration d. or $f$. with the $L$ drivers is that even when the L drivers are disabled, the depletion load device will
source a small amount of current (see figure 6, device 2) ; however, when the L-lines are used as inputs, the disabled depletion device can not be relied on to source sufficient current to pull an input to logic "1".

## RAM KEEP-ALIVE OPTION

Selecting CKO as the RAM power supply ( $\mathrm{V}_{\mathrm{R}}$ ) allows the user to shut off the chip power supply ( $\mathrm{V}_{\mathrm{CC}}$ ) and maintain data in the RAM.
To insure that RAM data integrity is maintained, the following conditions must be met:

1. $\overline{\operatorname{RESET}}$ must go low before $\mathrm{V}_{\mathrm{CC}}$ goes low during power off; $\mathrm{V}_{\mathrm{CC}}$ must go high before RESET goes high on power-up.
2. $V_{R}$ must be within the operating range of the chip, and equal to $\mathrm{V}_{\mathrm{CC}} \pm 1 \mathrm{~V}$ during normal operation.
3. $\mathrm{V}_{\mathrm{R}}$ must be $\geq 3.3 \mathrm{~V}$ with $\mathrm{V}_{\mathrm{Cc}}$ off.

## ETL9445

If the ETL9444 is bonded as a 24 -pin device, it becomes the ETL9445, illustrated in figure 2, ETL9444 Connection Diagrams. Note that the ETL9445 does not contain the four general purpose IN inputs ( $\mathrm{IN}_{3}$ $\mathrm{N}_{\mathrm{o}}$ ). Use of this option precludes, of course, use of the IN options and the interrupt feature, which uses $\mathrm{IN}_{1}$. All other options are available for the ETL9445.

Figure 5 : Output Configurations.


Figure 6 : ETL9444/L9445 Input/output Characteristics.


Figure 6a : ETL9444/L9445 Input/output Characteristics.


Figure 6b : ETL9344/L9345 Input/output Characteristics.



Source Current for LO-L7 in TRI.STATE (3) Configuration (High Current Cption)


LED Output Source Current (for High Current LED Option)

b; 以":
Output Sink Current $\mathrm{G}_{0}-\mathrm{G}_{3}$ and $D_{0}-D_{3}$ with Very High Current Option

volvolis.


Source Current for LO-L7 in TRI-STATE Contigura tion (Low Current Option)

volvolis.
Output Sink Current tor
$\mathrm{G}_{0}-\mathrm{G}_{3}$ and $\mathrm{D}_{0}-\mathrm{D}_{3}$ (for High Current Option)


Volvolis:

## ETL9444/L9445, ETL9344/L9345 INSTRUCTION SET

Table 1 is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table 2 provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the ETL9444/L9445 instruction set.

Table 1 : ETL9444/9445 ETL9344/9345 Instruction Set Table Symbols.

INTERNAL ARCHITECTURE SYMBOLS

| Symbol | Definition |
| :---: | :--- |
| A | 4-bit Accumulator |
| B | 7-bit RAM Address Register |
| Br | Upper 3 Bits of B (register address) |
| Bd | Lower 4 Bits of B (digit address) |
| C | 1-bit Carry Register |
| D | 4-bit Data Output Port |
| EN | 4-bit Enable Register |
| G | 4-bit Register to Latch Data for G I/O Port |
| IL | Two 1-bit latches associated with the IN 3 |
|  | or IN ${ }_{0}$ inputs. |
| IN | 4-bit Input Port |
| L | 8-bit TRI-STATE® I/O Port |
| M | 4-bit contents of RAM memory pointed to |
|  | by B register. |
| PC | 11-bit ROM Address Register (program |
|  | counter) |
| Q | 8-bit Register to Latch Data for L I/O Port |
| SA | 11-bit Subroutine Save Register A |
| SB | 11-bit Subroutine Save Register B |
| SC | 11-bit Subroutine Save Register C |
| SIO | 4-bit Shift Register and Counter |
| SK | Logic-controlled Clock Output |

INSTRUCTION OPERAND SYMBOLS

| Symbol | Definition |
| :---: | :--- |
| d | 4-bit Operand Field, 0-15 Binary (RAM <br> digit select) |
| r | 3-bit Operand Field, 0-7 Binary (RAM <br> register select) |
| a | 11-bit Operand Field, 0-2047 Binary <br> (ROM address) <br> y <br> 4-bit Operand Field, 0-15 Binary <br> (immediate data) |
| RAM(s) | Contents of RAM location addressed by s. <br> ROM(t) <br> Contents of ROM location addressed by t. |

OPERATIONAL SYMBOLS

| Symbol | Definition |
| :---: | :--- |
| + | Plus |
| - | Minus |
| $\rightarrow$ | Replaces |
| $\leftrightarrow$ | Is exchanged with. |
| $\overline{\bar{A}}$ | Is equal to. |
| $\oplus$ | The one's complement of $A$. |
| $\vdots$ | Exclusive-OR |
| Range of Values |  |

Table 2 : ETL9444/L9445 Instruction Set.
ARITHMETIC INSTRUCTIONS

| Mnem | Operand | Hex Code | Machine Language Code (binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASC |  | 30 | 001110000 | $\begin{aligned} & \text { A }+C+\operatorname{RAM}(B) \rightarrow A \\ & \text { Carry } \rightarrow C \end{aligned}$ | Carry | Add with Carry Skip on Carry |
| ADD |  | 31 | \|001110001 | $A+\operatorname{RAM}(\mathrm{B}) \rightarrow \mathrm{A}$ | None | Add RAM to A |
| ADT |  | 4A | 010011010 | $A+10_{10} \rightarrow A$ | None | Add Ten to A |
| AISC | y | 5- | \| $0101 \mid$ y ${ }^{\text {l }}$ | $A+y \rightarrow A$ | Carry | Add Immediate Skip on Carry ( $\mathrm{y} \neq 0$ ) |
| CASC |  | 10 | O00110000 | $\begin{aligned} & \overline{\mathrm{A}}+\operatorname{RAM}(\mathrm{B})+\mathrm{C} \rightarrow \mathrm{~A} \\ & \text { Carry } \rightarrow \mathrm{C} \end{aligned}$ | Carry | Complement and Add with Carry, Skip on Carry |
| CLRA |  | 00 | O00010000 | $0 \rightarrow$ A | None | Clear A |
| COMP |  | 40 | 010010000 | $\overline{\mathrm{A}} \rightarrow \mathrm{A}$ | None | Ones Complement of A to A |
| NOP |  | 44 | O10010100 | None | None | No Operation |
| RC |  | 32 | 001110010 | "0" $\rightarrow$ C | None | Reset C |
| SC |  | 22 | 001010010 | "1" $\rightarrow$ C | None | Set C |
| XOR |  | 02 | 000010010 | $A \oplus \operatorname{RAM}(\mathrm{~B}) \rightarrow \mathrm{A}$ | None | Exclusive-OR Ram with A |

TRANSFER OF CONTROL INSTRUCTIONS

| Mnem | Operand | Hex Code | Machine Language Code (binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JID |  | FF | \|1111|1111 | $\begin{aligned} & \operatorname{ROM}_{\rightarrow \mathrm{PC}_{7: 0}}\left(\mathrm{PC}_{10: 8} \mathrm{~A}, \mathrm{M}\right) \\ & ) \end{aligned}$ | None | Jump Indirect (note 3) |
| JMP | a | 6- | $\left.\begin{array}{\|c\|c\|c\|c\|c\|} \hline 0 & 1 & 1 & 0 & 0 \end{array} a_{10: 8} \right\rvert\,$ | $A \rightarrow P C$ | None | Jump |
| JP | a |  |  | $\begin{aligned} & \mathrm{A} \rightarrow \mathrm{PC}_{6: 0} \\ & \mathrm{~A} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump within Page (note 4) |
| JSRP | a |  | $110 \mid a_{5: 0}$ | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC} \\ & 00010 \rightarrow \mathrm{PC}_{10: 6} \\ & \mathrm{a} \rightarrow \mathrm{PC}_{5: 0} \end{aligned}$ | None | Jump to Subroutine Page (note 5) |
| JSR | a | 6- |  | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC} \\ & \mathrm{a} \rightarrow \mathrm{PC} \end{aligned}$ | None | Jump to Subroutine |
| RET |  | 48 | 010011000 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | None | Return from Subroutine |
| RETSK |  | 49 | 0100\|1001 | $\mathrm{SC} \rightarrow \mathrm{SB} \rightarrow \mathrm{SA} \rightarrow \mathrm{PC}$ | Always <br> Skip on <br> Return | Return from Subroutine then Skip |

MEMORY REFERENCE INSTRUCTIONS

| Mnem | Operand | $\begin{gathered} \text { Hex } \\ \text { Code } \end{gathered}$ | Machine Language Code (binary) | Data Flow | Skip <br> Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CAMQ |  | $\begin{aligned} & \hline 33 \\ & 3 \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & \mathrm{A} \rightarrow \mathrm{Q}_{7: 4} \\ & \mathrm{RAM}(\mathrm{~B}) \rightarrow \mathrm{Q}_{3: 0} \end{aligned}$ | None | Copy A, RAM to Q |
| CQMA |  | $\begin{aligned} & \hline 33 \\ & 2 \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & \mathrm{Q}_{7: 4} \rightarrow \mathrm{RAM}(\mathrm{~B}) \\ & \mathrm{Q}_{3: 0} \rightarrow \mathrm{~A} \end{aligned}$ | None | Copy Q to RAM A |
| LD | $r$ | -5 | $\frac{\|00\| r\|0101\|}{(r=0: 3)}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \rightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Load RAM into A, Exclusive-OR Br with r |
| LDD | r.d | 23 |  | RAM(r.d) $\rightarrow$ A | None | Load A with RAM pointed to directly by r.d. |
| LQID |  | BF |  | $\begin{aligned} & \mathrm{ROM}\left(\mathrm{PC}_{10: 8} \mathrm{~A} . \mathrm{M}\right) \rightarrow \mathrm{Q} \\ & \mathrm{SB} \rightarrow \mathrm{SC} \end{aligned}$ | None | Load Q Indirect (note 3) |
| RMB | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & \hline 4 C \\ & 45 \\ & 42 \\ & 43 \end{aligned}$ | 0 1 0 0 1 1 0 0 <br> 0 1 0 0 0 1 0 1 <br> 0 1 0 0 0 0 1 0 <br> 0 1 0 0 0 0 1 1 | $\begin{aligned} & 0 \rightarrow \text { RAM }(B)_{0} \\ & 0 \rightarrow \text { RAM }(B)_{1} \\ & 0 \rightarrow \text { RAM }(B)_{2} \\ & 0 \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Reset RAM Bit |
| SMB | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 4 D \\ & 47 \\ & 46 \\ & 4 B \end{aligned}$ |  | $\begin{aligned} 1 & \rightarrow \text { RAM }(B)_{0} \\ 1 & \rightarrow \text { RAM }(B)_{1} \\ 1 & \rightarrow \text { RAM }(B)_{2} \\ 1 & \rightarrow \text { RAM }(B)_{3} \end{aligned}$ | None | Set RAM Bit |
| STII | y | 7- | \|0111| y | $\begin{aligned} & y \rightarrow \mathrm{RAM}(\mathrm{~B}) \\ & \mathrm{Bd}+1 \rightarrow \mathrm{Bd} \end{aligned}$ | None | Store Memory Immediate and Increment Bd |
| X | $r$ | -6 | $\begin{gathered} \hline 00\|r\| l\|l\| l \mid \\ \hline(r=0: 3) \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \leftrightarrow \mathrm{A} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | None | Exchange RAM with A, Exclusive-OR Br with r |
| XAD | r.d | 23 | $\left.\begin{array}{\|c\|c\|c\|c\|c\|c\|} \hline 0 & 0 & 1 & 0 & 0 & 0 \end{array} \right\rvert\, \begin{aligned} & 1 \\ & \hline 1 \mid \\ & \hline 1 \end{aligned}$ | RAM (r.d) $\leftrightarrow \mathrm{A}$ | None | Exchange A with RAM pointed to directly by r.d. |
| XDS | $r$ | -7 |  | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \leftrightarrow \mathrm{A} \\ & \mathrm{Bd}-1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd <br> Decrements Past 0 | Exchange RAM with A and Decrement Bd, <br> Exclusive-OR Br with r |
| XIS | $r$ | -4 | $\begin{gathered} 100\|r\| l\|l\| l\|l\| \\ (r=0: 3) \end{gathered}$ | $\begin{aligned} & \mathrm{RAM}(\mathrm{~B}) \leftrightarrow \mathrm{A} \\ & \mathrm{Bd}+1 \rightarrow \mathrm{Bd} \\ & \mathrm{Br} \oplus \mathrm{r} \rightarrow \mathrm{Br} \end{aligned}$ | Bd <br> Increments Past 15 | Exchange RAM with A and Increment Bd, <br> Exclusive-OR Br with r |

REGISTER REFERENCE INSTRUCTIONS

| Mnem | Operand | $\begin{gathered} \text { Hex } \\ \text { Code } \end{gathered}$ | Machine Language Code (binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CAB |  | 50 | [010110000\| | $A \rightarrow B d$ | None | Copy A to Bd |
| CBA |  | 4E | \|0100|1110| | $\mathrm{Bd} \rightarrow \mathrm{A}$ | None | Copy Bd to A |
| LBI | r.d | 33 |  | r.d $\rightarrow$ B | Skip until not a LBI | Load B Immediate with r.d (note 6) |
| LEI | y | $\begin{aligned} & \hline 33 \\ & 6- \end{aligned}$ |  | $y \rightarrow E N$ | None | Load EN Immediate (note 7) |
| XABR |  | 12 | \|000110010 | $\mathrm{A} \rightarrow \mathrm{Br}\left(0 \rightarrow \mathrm{~A}_{3}\right)$ | None | Exchange A with Br |

TEST INSTRUCTIONS

| Mnem | Operand | Hex Code | Machine Language Code (binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SKC |  | 20 | 001010000 |  | $\mathrm{C}={ }^{\text {"12 }}$ | Skip if C is true. |
| SKE |  | 21 |  |  | A = RAM (B) | Skip if A Equals RAM |
| SKGZ |  | $\begin{aligned} & \hline 33 \\ & 21 \end{aligned}$ | $\|$0 0 1 1 0 0 1 1 <br> 0 0 1 0 0 0 0 1 |  | $\mathrm{G}_{3: 0}=0$ | Skip if G is zero (all 4 bits). |
| SKGBZ | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 33 \\ & 01 \\ & 11 \\ & 03 \\ & 13 \end{aligned}$ | 0 0 1 1 0 0 1 1 <br> 0 0 0 0 0 0 0 1 <br> 0 0 0 1 0 0 0 1 <br> 0 0 0 0 0 0 1 1 <br> 0 0 0 1 0 0 1 1$\|$ | 1st Byte <br> 2nd Byte | $\begin{aligned} \mathrm{G}_{0} & =0 \\ \mathrm{G}_{1} & =0 \\ \mathrm{G}_{2} & =0 \\ \mathrm{G}_{3} & =0 \end{aligned}$ | Skip if G Bit is zero. |
| SKMBZ | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & \hline 01 \\ & 11 \\ & 03 \\ & 13 \end{aligned}$ | 0 0 0 0 0 0 0 1 <br> 0 0 0 1 0 0 0 1 <br> 0 0 0 0 0 0 1 1 <br> 0 0 0 1 0 0 1 1$\|$ |  | $\begin{aligned} & \operatorname{RAM}(B)_{0}=0 \\ & \operatorname{RAM}(B)_{1}=0 \\ & \operatorname{RAM}(B)_{2}=0 \\ & \operatorname{RAM}(B)_{3}=0 \end{aligned}$ | Skip if RAM bit is zero. |
| SKT |  | 41 | 0100100011 |  | A <br> time-base counter carry has occured since last test. | Skip on Timer (note 3) |

INPUT/OUTPUT INSTRUCTIONS

| Mnem | Operand | Hex Code | Machine Language Code (binary) | Data Flow | Skip Conditions | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ING |  | $\begin{aligned} & 33 \\ & 2 A \end{aligned}$ | $\left\|\begin{array}{\|llll\|l\|l\|l\|l\|}\hline 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 \\ \hline 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0\end{array}\right\|$ | $\mathrm{G} \rightarrow \mathrm{A}$ | None | Input G Ports to A |
| ININ |  | $\begin{aligned} & \hline 33 \\ & 28 \end{aligned}$ | $\left\|\begin{array}{\|llll\|l\|l\|l\|l\|}\hline 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 \\ \hline 0 & 0 & 1 & 0 & 1 & 0 & 0 & 0\end{array}\right\|$ | $\mathrm{IN} \rightarrow \mathrm{A}$ | None | Input IN Inputs to A (note 2) |
| INIL |  | $\begin{aligned} & \hline 33 \\ & 29 \end{aligned}$ | $\|$0 0 1 1 0 0 1 1 <br> 0 0 1 0 1 0 0 1 | $\mathrm{IL}_{3}, \mathrm{CKO}, \mathrm{"O}, \mathrm{IL}_{0} \rightarrow \mathrm{~A}$ | None | Input IL Latches to A (note 3) |
| INL |  | $\begin{aligned} & \hline 33 \\ & 2 \mathrm{E} \end{aligned}$ |  | $\begin{aligned} \mathrm{L}_{7: 4} & \rightarrow \text { RAM(B) } \\ \mathrm{L}_{3: 0} & \rightarrow \mathrm{~A} \end{aligned}$ | None | Input L Ports to RAM, A |
| OBD |  | 33 | $\left\|\begin{array}{\|lllll\|llll\|l\|}\hline 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 \\ \hline 0 & 0 & 1 & 1 & 1 & 1 & 1 & 0\end{array}\right\|$ | $\mathrm{Bd} \rightarrow \mathrm{D}$ | None | Output Bd to D Outputs |
| OGI | y | $\begin{aligned} & 33 \\ & 5- \end{aligned}$ | $\begin{array}{\|l\|lll\|l\|l\|l\|} \hline 0 & 0 & 1 & 1 & 0 & 0 & 1 \end{array} 1$ | $y \rightarrow G$ | None | Output to G Ports Immediate |
| OMG |  | $\begin{aligned} & 33 \\ & 3 A \end{aligned}$ | $\left.\begin{array}{\|lllll\|llll\|} \hline 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 \\ \hline & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 1 \end{array} \right\rvert\,$ | $\mathrm{RAM}(\mathrm{B}) \rightarrow \mathrm{G}$ | None | Output RAM to G Ports |
| XAS |  | 4F | \|0110|l|l|l| | $\mathrm{A} \leftrightarrow \mathrm{SIO}, \mathrm{C} \rightarrow$ SKL | None | Exchange A with SIO (note 3) |

Notes: 1.All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, $\mathrm{A}_{3}$ indicates the most significant (left-most) bit of the 4-bit A register.
2. The ININ instruction is not available on the 24-pin ETL9445 or ETL9345 since these devices do not contain the IN inputs.
3. For additional information on the operation of the XAS, JID, LQUID, INIL and SKT instructions, see below.
4. The JP instruction allows a jump, while in subroutine pages 2 or 3 , to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64 -word page. JP may not jump to the last word of a page.
5. A JSRP transfers program control to subroutine page 2 ( 0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3 , JSRP may not jump to the last word in page 2.
6 . LBI is a single-byte instruction if $d=0,9,10,11,12,13,14$ or 15 . The machine code for the lower 4 bits equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of $B(B d)$ with the value $9\left(1001_{2}\right)$, the lower 4 bits of the LBI instruction equal 8 $\left(1000_{2}\right)$. To load 0, the lower 4 bits of the LBI instruction should equal 15 (11112).
7. Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a " 1 " or " 0 " in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register).

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing ETL9444/L9445 programs.

## XAS INSTRUCTION

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above). If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

## JID INSTRUCTION

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M . It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 11-bit word, $\mathrm{PC}_{10: 8} \mathrm{~A}, \mathrm{M} . \mathrm{PC}_{10}, \mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ are not affected by this instruction.

Note that JID requires 2 instruction cycles to execute.

## INIL INSTRUCTION

INIL (Input IL Latches to A) inputs 2 latches, $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ (see figure 7) and CKO into A . The $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ latches are set if a low-going pulse ("1" to "0") has
occurred on the $\mathrm{IN}_{3}$ and $\mathrm{I}_{0}$ inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs $\mathrm{IL}_{3}$ and $\mathrm{IL}_{0}$ into A 3 and AO respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the $\mathbb{N}_{3}$ and $\mathrm{IN}_{0}$ lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a "1" will be placed in A2. A "0" is always placed in A1 upon the execution of an INIL. The general purpose inputs $\mathrm{N}_{3}-\mathrm{I} \mathrm{N}_{0}$ are input to A upon execution of an ININ instruction. (see table $2, \mathrm{ININ}$ instruction). INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction.
Note : IL latches are not cleared on reset : $\mathrm{IL}_{3}$ and ILo not input on ETL9444/L9445.

## LQID INSTRUCTION

LQID (Load Q Indirect) Ioads the 8-bit Q register with the contents of ROM pointed to by the 11-bit word $\mathrm{PC}_{10}, \mathrm{PC}_{9}, \mathrm{PC}_{8}, \mathrm{~A}, \mathrm{M}$. LQID can be used for table lookup or code conversion such as BCD to sevensegment. The LQID instruction "pushes" the stack ( $\mathrm{PC}+1 \rightarrow \mathrm{SA} \rightarrow \mathrm{SB} \rightarrow \mathrm{SC}$ ) and replaces the least significant 8 bits of PC as follows : $\mathrm{A}-\mathrm{PC}_{7: 4}$, RAM $(\mathrm{B}) \rightarrow \mathrm{PC}_{3: 0}$, leaving $\mathrm{PC}_{10}, \mathrm{PC}_{9}$ and $\mathrm{PC}_{8}$ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC $\rightarrow S B \rightarrow S A \rightarrow P C$ ), restoring the saved value of PC to continue sequential program execution. Since LQID pushes $S B \rightarrow$ SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB $\rightarrow \mathrm{SC}$ ). Note that LQID takes two instruction cycle times to execute.

Figure 7 : INIL Hardware Implementation.


## SKT INSTRUCTION

The SKT (Skip On Timer) instruction tests the state of an internal 10-bit time-base counter. This counter divides the instruction cycle clock, frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the ETL9344/L9345 to generate its own time-base for real-time processing rather than relying on an external input signal.
For example, using a 2.097 MHz crystal as the timebase to the clock generator, the instruction cycle clock frequency will be 65 kHz (crystal frequency $\div$ 32) and the binary counter output pulse frequency will be 64 Hz . For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 64 ticks.

## INSTRUCTION SET NOTES

a. The first word of a ETL9444/L9445 program (ROM address 0) must be a CLRA (Clear A) instruction.
b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
c. The ROM is organized into 32 pages of 64 words each. The Program Counter is an 11-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example : a JP located in the last work of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page $3,7,11,15,19$, 23 or 27 will access data in the next group of four pages.

## OPTION LIST

The ETL9444/L9445 mask programmable options are assigned numbers which correspond with the ETL9444 pins.
The following is a list of ETL9444 options. When specifying ETL9445 chip, Options 9, 10, 19, and 20 must all be set to zero. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.
Option 1 = 0 : Ground Pin - no options available
Option 2 : CKO Output

$$
\text { = } 0 \text { : clock generator output to crystal/resonator }
$$ ( 0 not allowable value if option $3=3$ )

$=1$ : pin is RAM power supply $\left(V_{R}\right)$ input
$=2$ : general purpose input. load device to $V_{C C}$
$=3$ : general purpose input, $\mathrm{Hi}-\mathrm{Z}$
Option 3 : CKI Input
$=0$ : oscillator input divided by $32(2 \mathrm{MHz}$ max. $)$
= 1 : oscillator input divided by 16 ( 1 MHz max.)
$=2$ : oscillator input divided by 8 ( 500 kHz max.)
= 3 : single-pin RC controlled oscillator divided by 4
= 4 : oscillator input divided by 4 (Schmitt)
Option 4 : RESET Input
$=0$ : load device to $\mathrm{V}_{\mathrm{cc}}$
$=1$ : Hi-Z input
Option 5: $\mathrm{L}_{7}$ Driver
= 0 : Standard output
= 1 : Open-drain output
$=2$ : High current LED direct segment drive output
$=3$ : High current TRI-STATE $\circledR^{\circledR}$ push-pull output
= 4 : Low-current LED direct segment drive output
$=5$ : Low-current TRI-STATE ${ }^{\circledR}$ push-pull output
Option 6 : L6 Driver same as Option 5
Option 7 : L5 Driver same as Option 5
Option 8 : L4 Driver same as Option 5
Option 9 : $\mathrm{IN}_{1}$ Input
$=0$ : load device to $\mathrm{V}_{\mathrm{cc}}$
= 1 : Hi-Z input
Option 10 : $\mathrm{IN}_{2}$ Input same as Option 9

Option 11 : Vcc pin
$=0: 4.5 \mathrm{~V}$ to 6.3 V operation
$=1: 4.5 \mathrm{~V}$ to 9.5 V operation
Option 12 : $\mathrm{L}_{3}$ Driver same as Option 5
Option 14 : L2 Driver same as Option 5
Option 14 : $L_{1}$ Driver same as Option 5
Option 15 : Lo Driver same as Option 5
Option 16 : SI Input same as Option 9
Option 17 : SO Driver = 0 : standard output = 1 : open-drain output = 2 : push-pull output
Option 18 : SK Driver same as Option 17
Option 19 : $\mathrm{IN}_{0}$ Input same as Option 9
Option 20 : $\mathrm{IN}_{3}$ Input same as Option 9
Option 21 : Go I/O Port $=0$ : very-high current standard output $=1$ : very-high current open-drain output $=2$ : high current standard output $=3$ : high current open-drain output $=4$ : standard LSTTL output (fanout $=1$ ) = 5 : open-drain LSTTL output (fanout =1)
Option 22 : $\mathrm{G}_{1}$ I/O Port same as Option 21
Option 23 : G2 I/O Port same as Option 21
Option 24 : G3 I/O Port same as Option 21
Option 25 : D3 Output same as Option 21
Option 26 : $\mathrm{D}_{2}$ Output same as Option 21
Option 27 : $\mathrm{D}_{1}$ Output same as Option 21
Option 28 : Do Output same as Option 21
Option 29 : L Input Levels $=0$ : standard TTL input levels

$$
(" 0 "=0.8 \mathrm{~V}, " 1 "=2.0 \mathrm{~V})
$$

$=1$ : higher voltage input levels ("0" = 1.2V, "1" = 3.6V)
Option 30 : IN Input Levels same as Option 29
Option 31 : G Input Levels same as Option 29
Option 32 : SI Input Levels same as Option 29
Option 33 : RESET Input $=0$ : Schmitt trigger input

## TEST MODE (Non-Standard Operation)

The SO output has been configured to provide for standard test procedures for the custom-programmed ETL9444. With SO forced to logic "1", two test modes are provided, depending upon the value of SI :
a. RAM and Internal Logic Test Mode $(\mathrm{SI}=1)$
b. ROM Test Mode $(\mathrm{SI}=0)$

These special test modes should not be employed by the user ; they are intended for manufacturing test only.
APPLICATION EXAMPLE :

## ETL9444 General Controller

Figure 8 shows and interconnect diagram for a ETL9444 used as a general controller. Operation of the system is as follows :

1. The $\mathrm{L}_{7}-\mathrm{L}_{0}$ outputs are configured as LED Direct Drive outputs, allowing direct connection to the segments of the display.
= 1 : standard TTL input levels
= 2 : higher voltage input levels
Option 34 : CKO Input Levels (CKO = input Option 2 = 2.3)
same as Option 29
Option 35 COP Bonding
= 0 : ETL9444 (28-pin device)
= 1 : ETL9445 (24-pin device)
$=2$ : both 28 and 24 pin versions
2. The $D_{3}-D_{0}$ outputs drive the digits of the multiplexed display directly and scan the columns of the $4 \times 4$ keyboard matrix.
3. The $I N_{3}-I N_{0}$ inputs are used to input the 4 rows of the keyboard matrix. Reading the IN lines in conjunction with the current value of the D outputs allows detection, debouncing, and decoding of any one of the 16 keyswitches.
4. CKI is configured as a single-pin oscillator input allowing system timing to be controlled by a sin-gle-pin RC network. CKO is therefore available for use as a general-purpose input.
5. SI is selected as the input to a binary counter input. With SIO used as a binary counter, SO and SK can be used as general purpose outputs.
6. The 4 bidirectional G I/O ports ( $\mathrm{G}_{3}-\mathrm{G}_{-0}$ ) are available for use as required by the user's application.
7. Normal reset operation is selected.

Figure 8 : ETL9444 Keyboard/display Interface.


## PHYSICAL DIMENSIONS

28-PINS - PLASTIC PACKAGE

(1) Nominal dimension
(2) True geometrical position

24-PINS - PLASTIC PACKAGE


Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.

SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of SGS-THOMSON Microelectronics.
© 1994 SGS-THOMSON Microelectronics - All rights reserved.
Purchase of $I^{2} C$ Components by SGS-THOMSON Microelectronics conveys a license under the Philips $I^{2} C$ Patent. Rights to use these components in an $I^{2} \mathrm{C}$ system is granted provided that the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ Standard Specification as defined by Philips.

SGS-THOMSON Microelectronics Group of Companies
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco The Netherlands - Singapore - Spain Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

