

FEATURES

Complete with High Accuracy Sample/Hold and **A/D** Converter Differential Nonlinearity: ±0.002% FSR max (DAS1153) Nonlinearity: DAS1152: ±0.005% FSR max DAS1153: ±0.003% FSR max Low Differential Nonlinearity T.C.: ±2ppm/°C max High Throughput Rate: 25kHz min (DAS1152) High Feedthrough Rejection: -96dB Byte-Selectable Tri-State Buffered Outputs Internal Gain & Offset Potentiometers mproved Second Sourse to A/D/A/M 824 and A/D/A/M \$25 Modules APPLICATIONS Process Control Data Acquisition Automated Test Equipment Seismic Data Acquisition **Nuclear Instrumentation Medical Instrumentation**

GENERAL DESCRIPTION

Robotics

The DAS1152/DAS1153 are 14-/15-bit sampling analog-to-digital converters having a maximum throughput rate of 25kHz/20kHz. They provide high accuracy, high stability, and functional completeness all in a $2'' \times 4'' \times 0.44''$ metal case.

Guaranteed high accuracy system performance such as nonlinearity of $\pm 0.005\%$ FSR (DAS1152)/ $\pm 0.003\%$ FSR (DAS1153) and differential nonlinearity of $\pm 0.003\%$ FSR (DAS1152)/ $\pm 0.002\%$ FSR (DAS1153) are provided. Guaranteed stability such as differential nonlinearity T.C. of $\pm 2ppm/^{\circ}C$ (DAS1153) maximum, zero T.C. of $\pm 80\mu V/^{\circ}C$ maximum, gain T. C. of $\pm 8ppm/^{\circ}C$ maximum and power supply sensitivity of $\pm 0.001\%$ FSR/% V_S are also provided by the DAS1152/DAS1153. 14-Bit & 15-Bit Sampling Analog-to-Digital Converters

DAS1152/DAS1153

FUNCTIONAL BLOCK DIAGRAM OFFSET ADJUST + 10V REF OUT HI ENABLE Ŧ MSR ANALOG MSB ANALOG BIT 2 RANGE STATE BIT 3 BIT 4 BIT 5 14-/15-BIT ANALOG TO DIGITAL CONVERTER S/H OUTPU BIT 6 BIT 7 LO ENABLE AMPLE/HOLD S/H INPUT BIT 8 BIT 9 BIT 10 S/H CONTRO STATE BIT 11 BIT 12 EO INTERNAL CLOCK BIT 14 (158 FOR DAS1152) TRIGGE BIT 15 (LSB FOR DAS1153) + 5V + 151 ANALOG & DIGITAL GNDS ANALOC DIGITAL GND ARE CONNECTED INTERNALLY 3 154 SM INPUT IS THE ANALOG SIGNAL INPUT IF THE INTERNAL SAMPLEHOLD ANAPLIFIER IS USED.

The DAS1152/DAS1153 make extensive use of both integrated circuit and thin film components to obtain their excellent performance, small size, and low cost. The devices contain a precision sample/hold amplifier, high accuracy 14-15-bit analogto-digital converter, tri-state output buffers, internal gain and offset trim potentiometers, and power supply bypass/capacitors (as shown in Figure 1).

Four analog input voltage ranges are selectable via user pin programming: 0 to +5V, 0 to +10V, $\pm 5V$, and $\pm 10V$. Unpolar coding is provided in true binary format with bipolar coding displayed in offset binary and two's complement. Tri-state buffers provide easy interface to bus structured applications.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel:
 617/329-4700

 Fax:
 617/326-8703

 Telex:
 924491

 Cable:
 ANALOG NORWOODMASS

DAS1152/DAS1153 — SPECIFICATIONS (typical @ +25°C unless otherwise specified.)

MODEL	DAS1152	DAS1153	OUTLINE DIMENSIONS
RESOLUTION	14 Bits	15 Bits	Dimensions shown in inches and (mm).
DYNAMICPERFORMANCE			
Throughput Rate	25kHz min	20kHz min	NONCONDUCTIVE LABEL
Conversion Time	35µs max	44µsmax	
S/H Acquisition Time	4µs max	5µs max	() 0.44(11.2)
S/H Aperture Delay	50ns	*	NONCONDUCTIVE 0.25 (8.4) MIN
S/H Aperture Uncertainty	los	*	GOLD PLATED (MIL-G-45204)
Feedthrough Rejection	- 96dB	•	3.800 (95.6)
Droop Rate	0.05µV/µs (0.1µV/µs max)	*	4 92 (102 1)
Dielectric Absorption Error	± 0.005% of Input Voltage Change	*	1.30 (33.0)
ACCUBACY			METAL CASE
Internal Monlinearity ²	+ 0.005% FSR ³ max	±0.003% FSR3 max	
Differential Monlinearity	+ 0.003% FSR ³ max	± 0.002% FSR3 max	A NISE ANA GNO
Mining Codes	Guaranteed	*	ANA IN 10-
+ 2 - Maisa (S/H plus 4/D)	75V ems	*	Ana IN 30
± 30 Noise (S/H plus R/D)	Souv rms	*	55 2.03 (51.6)
± 30 Noise (N/D)	30pt 1 1113		2 BS ST IN O
STABILITY			
Differential Nonlinearity T.C.	± 2ppm/°C max	1	A BIO
Gain T.C.	± 8ppm/°C max	1	
Zero T.C.	± 30µV/°C typ, ± 80µV/°C max	1	
Power Supply Sensitivity	± 0.001% FSR ³ /% V _s	-	TOP VIEW
ANALOG INPUT			*FOR MODEL DAS1152 - BIT 18 (LSB).
Voltage Range			CASE IS NOT HERMETICALLY SEALED
Bipolar	$\pm 5V, \pm 10V$	•	
Unipolar	0 to +5V,0 to +10V	*	
ADC Input Impedance 0 to + 5V	2.5kΩ	*	
$0 to + 10V_{1} = 5V_{1}$	5kΩ	*	
± YOV	10.0kn	*	
SH Input Impedance	100Mnspr	*	
DICITALINIPLES			
DIGITAL	UTPL Lond Positive Pulse	$\star \rightarrow 1.1$	
Convert Command	Manathua Edge Trignered	*)) / /	\sim
	HOLD Logico		
S/H Control	SAMPLE = Logic	. / / / /	
Town Port I I The Frankle	SAMPLE - Logic	*////	
Low Enable, High Enable	ENABLE - Logico		
DIGITAL OUTPUTS			
Parallel Data Outputs			
Unipolar	Binary		$\overline{}$
Bipolar	Offset Binary, 2's Complement		
Output Drive	2TTL Loads		
Status	Logic "1" During Conversion		\sim \sim]
Output Drive	2TTL Loads	*	
INTERNAL REFERENCE VOLTAGE	$+10V, \pm 0.3\%$	*	
External Load Current (Rated Performance)	2mA max		
Temperature Stability	± 5ppm/°Cmax	*	\sim 1
DOWER REQUIREMENTS			
PUWER REQUIREMENTS	+ 151/+ 204) + 517/+ 504)	*	
Rated voltages	$\pm 137 (\pm 370), \pm 37 (\pm 370)$ = 12V to $\pm 17V \pm 4.76V$ to $\pm 5.5V$	*	
Operating Voltages	± 12 V 10 + 1/V, + 4./3V 10 + 3.23V	*	
Supply Current Drain ± 15V	2 5/10A	*	
¥CT	UVMIA3		
TEMPERATURERANGE			
Specified	0 to + 70°C		
Operating	- 25°C to + 85°C	1	
Storage	- 25°C to + 85°C		
Relative Humidity	Meets MIL-STD-202E, Method 103E		
Shielding	Electrostatic (RFI) 6 Sides,	*	
	Electromagnetic (EMI) 5 Sides	*	
SIZE	2" × 4" × 0.44" Metal Package	*	

NOTES

NOTES *Specifications same as DAS1152 *Measured in hold mode, input 20V pk-pk \notin 10kHz. *Worst-case summation of S/H and A/D nonlinearity errors. *FSR means Full Scale Range. *When connecting the Convert Command and the S/H control terminals together, the pulse width must be long enough for the S/H amplifier to acquire the input signal to the required accuracy 4µs (max, DAS1152)5µs (max, DAS1153). If the A/D converter is only used, the Convert Command pulse width should be 100ns min (see Figure 2). *If only the ADC portion is used, the operating power supply voltage can be maintained at ±12V to ±17V. But if the S/H section is required, the operating voltage must be maintained at ±15V (±3%) or the S/H input voltage must be limited to -7Vto +10V for a ±12V supply voltage. *Recommended Power Supply: Analog Devices Model 923. Specifications subject to change without notice.

Specifications subject to change without notice.

ASSEMBLY INSTRUCTIONS

CAUTION: This module is not an embedded assembly and is not hermetically sealed. Do not subject to a solvent or water-wash process that would allow direct contact with free liquids or vapors. Entrapment of contaminants may occur, causing performance degradation and permanent damage. Install after any clean/wash process and then only spot clean by hand.

OPERATION

The DAS1152/DAS1153 are functionally complete data acquisition subsystems being fully characterized as such. All the necessary data acquisition and microprocessor interface elements are provided internal to these devices. Accuracy and performance criteria are tested and specified for the entire system. Thus, design time and associated high accuracy problems are minimized because layout and component optimization have already been performed.

For operation, the only connections necessary to the DAS1152/ DAS1153 are the \pm 15V and +5V power supplies, analog input signal, trigger pulse, and the HI-ENABLE/LO-ENABLE tristate controls. Analog input and digital output programming are user selectable via external jumper connections.

ANALOG INPUT SECTION

The analog input can be applied to just the A/D converter or to the internal sample/hold amplifier ahead of the A/D converter. When using just the A/D converter, apply the analog input per the voltage range rin programming shown in Table I. When using the sample/hold/amplifier in conjunction with A/D converter, apply the analog input to the S/H INPDT terminal and connect the S/H OUTPUT terminal to the appropriate A/D

converter analog input.

Tab	e I. Analog Inpu	Hin Programmin	g/
Analog Voltage Input Range	Connect V _{IN} or S/H Out To	Connect Analog Common To	Connect Ref Out To
0 to + 5V	ANA IN 1, ANA IN 2, ANA IN 3	Ground	NC*
0 to +10V	ANA IN 2 ANA IN 3	Ground ANA IN 1	NC*
±5V	ANA IN 1	Ground, ANA IN 3	ANA IN 2
$\pm 10V$	ANA IN 3	Ground, ANA IN 1	ANA IN 2

*No Connection

Errors due to source loading are eliminated since the sample/hold amplifier is a high-impedance unity-gain amplifier. High feedthrough rejection is provided for either single-channel or multichannel applications. Feedthrough rejection can be optimized, in multichannel applications, by changing channels at the rising or falling edge of the S/H control pulse.





Applying the DAS1152/DAS1153

TIMING DIAGRAM

The timing diagram for the DAS1152/DAS1153 is illustrated in Figure 3. This figure also includes the sample/hold amplifier acquisition time.

If the sample/hold amplifier is required, the TRIGGER input and S/H CONTROL terminal can be tied together providing only one conversion control signal. When the trigger pulse goes high, it places the sample/hold amplifier in the sample mode allowing it to acquire the present input signal. The trigger pulse must remain high for a minimum of $4\mu s$ (DAS1152)/5 μs (DAS1153) to insure accuracy is attained. If the sample/hold amplifier is not used, the trigger pulse needs to be only 100ns (min) in length to satisfy the A/D converter trigger requirements. At the falling edge of the trigger pulse, the sample/hold amplifier is placed in the hold mode, the A/D conversion begins, and all internal logic is reset. Once the conversion process is initiated, it cannot be retriggered until after the end of conversion.

With this negative edge of the trigger pulse the MSB is set low with the remaining digital outputs set to logic high state, and the status line is set high and remains high through the full conversion cycle. During conversion each bit, starting with the MSB, is sequentially switched low at the rising edge of the internal clock. The DAC output is then compared to the analog input and the bit decision is made. Each comparison lasts one clock cycle with the complete 14-/15-bit conversion taking 35µs/ 44µs maximum for the DAS1152/DAS1153 respectively. At this time, the STATUS line goes low signifying that the conversion is complete. For microprocessor bus applications, the digital output can now be applied to the data bus by enabling the tristate buffers. For miximum data throughput, the digital output data should be read while the sample/hold amplifier is acquiring the new analog input signal.



Figure 3. DAS1152/DAS1153 Timing Diagram

DAS1152/DAS1153

GAIN AND OFFSET ADJUSTMENT

The DAS1152/DAS1153 contain internal gain and offset adjustment potentiometers. Each potentiometer has ample adjustment range so that gain and offset errors can be trimmed to zero.

Since offset calibration is not affected by changes in gain calibration, it should be performed prior to gain calibration. Proper gain and offset calibration requires great care and the use of extremely sensitive and accurate reference instruments. The voltage standard used as a signal source must be very stable and be capable of being set to within $\pm 1/10$ LSB of the desired value at any point within its range.

OFFSET CALIBRATION

For a 0 to +10V unipolar range set the input voltage precisely to +305 μ V for the DAS1152 and +153 μ V for the DAS1153. For a 0 to +5V unipolar range set the input to +153 μ V for the DAS1152 and +76 μ V for the DAS1153. Then adjust the zero potentiometer until the converter is just on the verge of switching from 000......000 to 900......001.

For the $\pm 5V$ bibolar range set the input voltage precisely to +305µV for the DAS/152 and $\pm 153µV$ for the DAS/153. For a $\pm 10V$ bipolar range set the input voltage precisely to $\pm 610µV$ for the DAS/152 and $\pm 305µV$ for the DAS/155. Adjust the zero potentiometer until the offset binary coded unit arc just on the verge of switching from 000......000 to 000......00 and the two's complement coded units are just on the verge of switching from 100......000 to 100......081

GAIN CALIBRATION

Set the input voltage precisely to +9.99909V (DAS1152)/ +9.99954V (DAS1153) for the 0 to +10V units, +4.99954V(DAS1152)/+4.99977V (DAS1153) for 0 to +5V units, +9.99817V (DAS1152)/+9.99909V (DAS1153) for $\pm 10V$ units, or +4.99909V (DAS1152)/+4.99954V (DAS1153) for $\pm 5V$ units. Note that these values are 1 1/2LSBs less than nominal full scale. Adjust the gain potentiometer until binary and offset binary coded units are just on the verge of switching from 11.....10 to 11.....11 and two's complement coded units are just on the verge of switching from 011.....10 to 011.....11.

DAS1152/DAS1153 INPUT/OUTPUT RELATIONSHIPS

The DAS1152/DAS1153 produces a true binary coded output when configured as a unipolar device. Configured as a bipolar device, it can produce either offset binary or two's complement output codes. The most significant bit (MSB) is used to obtain the binary and offset binary codes while ($\overline{\text{MSB}}$) is used to obtain two's complement coding. Table II shows the DAS1152/DAS1153 unipolar analog input/digital output relationships. Tables III and IV show the DAS1152/DAS1153 bipolar analog input/digital output relationships.

NOMINAL BIPOLAR INPUT-OUTPUT RELATIONSHIPS

Table II. Unipolar Input/Output Relationships

	ANALO	GINPUT	
0 to + 5V Ra	nge	0 to + 10V R	ange
DAS1152	DAS1153	DAS1152	DAS1153
+ 4.99969V	+4.99984V	+ 9.99939V	+9.999691
+ 2.50000V	+ 2.50000V	+5.0000V	+5.00000V
+0.62500V	+0.62500V	+1.25000V	+1.25000
+0.0003V	+0.00015V	+0.0006V	+0.0003V
+ 0.0000V	+0.0000V	+0.0000V	+0.0000V
	DIGITAL	OUTPUT	
	Binary	Code	
DASI	152	DAS1153	
11 11	1 111 111 111	111 111 111	111 111
10 00	000 000 000	100 000 000 0	000 000
00 100	000 000 000	001 000 000 0	000 000
00 00	000 000 001	000 000 000 0	000 001
00 00	000 000 000	000 000 000 0	000 000
-			

Table III. DAS1152 Bipolar Input/Output Re	lationships
--	-------------

Analog	g Input	Digital	Output
±5V Range	± 10V Range	Offset Binary Code	Two's Complement Code
+ 4.99939V	+9.99878V	11 111 111 111 111	01 111 111 111 111
+ 2.50000V	+ 5.0000V	11 000 000 000 000	01 000 000 000 000
+0.00061V	+0.00122V	10 000 000 000 001	00 000 000 000 001
V000000V	+0.00000V	10 000 000 000 000	00 000 000 000 000
- 1.00000V	- 10.00000V	00 000 000 000 000	10 000 000 000 000
Table IV	DAS1153	Bipolar Input Out	out Relationships
	DAS1153	Bipplar Input/Qutt	out Relationships
Table IV Analo ± 5V Range	DAS1153 gInput ±10V Range	Bipolar Input/Outr Digital	out Relationships
Table IV Analo ± 5V Range + 4.99969V	DAS1153 gInput ±10V Range +9.99939V	Bipplar Input/Outr Digitati Offset Binsery Code	Dut Relationships
Table IV Analog ± 5V Range + 4.99969V + 2.50069V	DAS1153 gInput ±10V Range +9.99939V +5.0000V	Bipplar Input Outr Digital Offset Bhay Code 111 Th U1 111 111 110 000 000 000 000	Dut Relationships
Table IV Analo ± 5V Lange + 4. 9969V + 2.50069V + 0.0003V	DAS1153 gInput ±10V Range +9.99939V +5.0000V +5.0000V	Bipplar Input(Out) Digital Offset Bhay Code 111 Tri 1/1 111 111 110 000 000 000 000 190 000 000 000 001	Dut Relationships
Table IV Analog ±5V Range + 4.9969V + 2.50069V + 0.0003V + 0.0000V	DAS1153 gInput ± 10V Range + 9.99939V + 5.0000V + 0.0000V	Bipolar Inputy Quity Offset Binsey Code 111 TH-U/1 111 111 110 000 000 000 000 199 000 000 000 000 199 000 000 000 000	Dut Relationships

TRI-STATE DIGITAL OUTPUT

The ADC digital outputs are provided in parallel format to the output tri-state buffers. The output information can be applied to a data bus in either a one-byte or a two-byte format by using the HIGH BYTE ENABLE and LOW BYTE ENABLE terminals. If the tri-state feature is not required, normal digital outputs can be obtained by connecting the enable pins to ground.

POWER SUPPLY AND GROUNDING CONNECTIONS

Although the analog power ground and the digital ground are connected in the DAS1152/DAS1153, care must still be taken to provide proper grounding due to the high accuracy nature of these devices. Though only general guidelines can be given, grounding should be arranged in such a manner as to avoid ground loops and to minimize the coupling of voltage drops (on the high current carrying logic supply ground) to the sensitive analog circuit sections. Analog and digital grounds should remain separated on the PC board and terminated at the respective DAS1152/DAS1153 terminals.

No power supply decoupling is required since, the DAS1152/ DAS1153, contain high quality tantalum capacitors on each of the power supply inputs to ground.