

Dual N-channel TrenchMOS logic level FET 26 March 2013

Product data sheet

1. General description

Dual logic level N-channel MOSFET in a LFPAK56D package using TrenchMOS technology. This product has been designed and qualified to AEC Q101 standard for use in high performance automotive applications.

2. Features and benefits

- Q101 compliant
- Repetitive avalanche rated
- Suitable for thermally demanding environments due to 175 °C rating
- True logic level gate with V_{GS(th)} > 0.5 V @ 175 °C

3. Applications

- 12 V Automotive systems
- Motors, lamps and solenoid control
- Start-stop micro-hybrid applications
- Transmission control
- Ultra high performance power switching

4. Quick reference data

Table 1. Qui	ck reference data					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C	-	-	100	V
I _D	drain current	V _{GS} = 5 V; T _{mb} = 25 °C; <u>Fig. 1</u>	-	-	21	А
P _{tot}	total power dissipation	T _{mb} = 25 °C; <u>Fig. 2</u>	-	-	53	W
Static character	eristics FET1 and FET2					
R _{DSon}	drain-source on-state resistance	V _{GS} = 5 V; I _D = 5 A; T _j = 25 °C; <u>Fig. 12</u>	-	38.3	45	mΩ
Dynamic char	acteristics FET1 and FE	T2				
Q _{GD}	gate-drain charge	$I_D = 5 \text{ A}; V_{DS} = 80 \text{ V}; V_{GS} = 10 \text{ V};$ $T_j = 25 \text{ °C}; \text{ Fig. 15}; \text{ Fig. 14}$	-	7.3	-	nC





Dual N-channel TrenchMOS logic level FET

5. Pinning information

Table 2.	Pinning	information		
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	S1	source1	8 7 6 5	D1 D1 D2 D2
2	G1	gate1		
3	S2	source2	\bigcirc	
4	G2	gate2		
5	D2	drain2		 S1 G1 S2 G2
6	D2	drain2		mbk725
7	D1	drain1	1 2 3 4 LFPAK56D (SOT1205)	
8	D1	drain1	(0011200)	

6. Ordering information

Table 3. Ordering in	formation		
Type number	Package		
	Name	Description	Version
BUK9K45-100E	LFPAK56D	Plastic single ended surface mounted package (LFPAK56D); 8 leads	SOT1205

7. Marking

Table 4. Marking codes	
Type number	Marking code
BUK9K45-100E	94510E

8. Limiting values

Table 5.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C		-	100	V
V _{DGR}	drain-gate voltage	R_{GS} = 20 k Ω ; $T_j \ge 25 \text{ °C}$; $T_j \le 175 \text{ °C}$		-	100	V
V _{GS}	gate-source voltage	T _j ≤ 175 °C; DC		-10	10	V
		$T_j \le 175 \text{ °C}; \text{ Pulsed}$	[1][2]	-15	15	V
I _D	drain current	T _{mb} = 25 °C; V _{GS} = 5 V; <u>Fig. 1</u>		-	21	А
		T _{mb} = 100 °C; V _{GS} = 5 V; <u>Fig. 1</u>		-	15	А
I _{DM}	peak drain current	T_{mb} = 25 °C; pulsed; $t_p \le 10 \ \mu$ s; Fig. 4		-	83	А
UK9K45-100E	All i	nformation provided in this document is subject to legal disclaimers.	1	© N	XP B.V. 2013. /	All rights rese

BUK9K45-100E


Dual N-channel TrenchMOS logic level FET

Symbol	Parameter	Conditions		Min	Max	Unit
P _{tot}	total power dissipation	T _{mb} = 25 °C; <u>Fig. 2</u>		-	53	W
T _{stg}	storage temperature			-55	175	°C
Tj	junction temperature			-55	175	°C
Source-drai	in diode FET1 and FET2		1		1	
l _S	source current	T _{mb} = 25 °C		-	21	А
I _{SM}	peak source current	pulsed; $t_p \le 10 \ \mu s$; $T_{mb} = 25 \ ^\circ C$		-	83	А
Avalanche F	Ruggedness FET1 and FET2		1		1	
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	$I_{D} = 21 \text{ A}; V_{sup} \le 100 \text{ V}; V_{GS} = 5 \text{ V};$ $T_{j(init)} = 25 \text{ °C}; \underline{Fig. 3}$	[3][4]	-	48	mJ

[1] Accumulated Pulse duration up to 50 hours delivers zero defect ppm

Significantly longer life times are achieved by lowering T_i and or V_{GS} . [2]


Refer to application note AN10273 for further information



[3]

BUK9K45-100E

Dual N-channel TrenchMOS logic level FET



9. Thermal characteristics

Table 6. The	rmal characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{th(j-mb)}	thermal resistance from junction to mounting base	Fig. <u>5</u>	-	-	2.84	K/W

BUK9K45-100E

All information provided in this document is subject to legal disclaimers.

BUK9K45-100E

Dual N-channel TrenchMOS logic level FET


ymbol	Parameter	Condition	s			Min	Тур	Max	Unit
₹ _{th(j-a)}	thermal resistance from junction to ambient	Minimum printed cir	i footprint; mounted cuit board	on a		-	95	-	K/W
1 0 -0 _0	= 0.5- 0.2 0.1 0.05 0.2							$5 = \frac{t_p}{T}$	
10 ⁻²	10 ⁻⁵	10 ⁻⁴	10 ⁻³	10 ⁻²	of puls	10 ⁻¹	$t_p(s)$		


10. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static chara	cteristics FET1 and FET2					
V _{(BR)DSS}	drain-source	I_D = 250 µA; V_{GS} = 0 V; T_j = -55 °C	90	-	-	V
	breakdown voltage	I _D = 250 μA; V _{GS} = 0 V; T _j = 25 °C	100	-	-	V
V _{GS(th)}	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C};$ Fig. 10; Fig. 11	1.4	1.7	2.1	V
		I _D = 1 mA; V _{DS} = V _{GS} ; T _j = 175 °C; Fig. 10; Fig. 11	0.5	-	-	V
		I _D = 1 mA; V _{DS} = V _{GS} ; T _j = -55 °C; Fig. 10; Fig. 11	-	-	2.45	V
I _{DSS}	drain leakage current	V _{DS} = 100 V; V _{GS} = 0 V; T _j = 25 °C	= 25 °C - 0.02 1	μA		
		V _{DS} = 100 V; V _{GS} = 0 V; T _j = 175 °C	-	-	2 1 500	μA
I _{GSS}	gate leakage current	V_{GS} = -10 V; V_{DS} = 0 V; T_j = 25 °C	-		nA	
		V_{GS} = 10 V; V_{DS} = 0 V; T_j = 25 °C	-	2	100	nA
R _{DSon}	drain-source on-state	V _{GS} = 5 V; I _D = 5 A; T _j = 25 °C; <u>Fig. 12</u>	-	38.3	45	mΩ
	resistance	V _{GS} = 5 V; I _D = 5 A; T _j = 175 °C; Fig. 12; Fig. 13	-	103	124	mΩ
		V _{GS} = 10 V; I _D = 5 A; T _j = 25 °C; <u>Fig. 12</u>	-	35.3	42	mΩ

Dual N-channel TrenchMOS logic level FET

Symbol	Parameter	Conditions	ľ	Min	Тур	Мах	Unit
Dynamic cl	haracteristics FET1 and FE	T2					
Q _{G(tot)}	total gate charge	I_D = 5 A; V_{DS} = 80 V; V_{GS} = 10 V;	-	-	33.5	-	nC
Q _{GS}	gate-source charge	T _j = 25 °C; <u>Fig. 14; Fig. 15</u>	-	-	3.5	-	nC
Q _{GD}	gate-drain charge	I_D = 5 A; V_{DS} = 80 V; V_{GS} = 10 V; T _j = 25 °C; Fig. 15; Fig. 14	-	-	7.3	-	nC
C _{iss}	input capacitance	V_{GS} = 0 V; V_{DS} = 25 V; f = 1 MHz;		-	1614	2152	pF
C _{oss}	output capacitance	T _j = 25 °C; <u>Fig. 16</u>		_	113	136	pF
C _{rss}	reverse transfer capacitance	-		-	72	99	pF
t _{d(on)}	turn-on delay time	V_{DS} = 80 V; R _L = 16 Ω ; V _{GS} = 10 V;	-	-	4	-	ns
t _r	rise time	$R_{G(ext)} = 10 \Omega; T_j = 25 °C; I_D = 5 A$		-	8.47	-	ns
t _{d(off)}	turn-off delay time	V_{DS} = 80 V; R _L = 16 Ω; V _{GS} = 10 V;		-	41.34	-	ns
t _f	fall time	$\label{eq:Gext} \begin{array}{l} R_{G(ext)} = 10 \; \Omega; \; I_{D} = 18 \; A; \; T_{j} = 25 \; ^{\circ}C; \\ I_{D} = 5 \; A \end{array}$		-	27.75	-	ns
Source-dra	in diode FET1 and FET2	·	<u> </u>				
V _{SD}	source-drain voltage	I_{S} = 10 A; V_{GS} = 0 V; T_{j} = 25 °C; <u>Fig. 17</u>	-	-	0.78	1.2	V
t _{rr}	reverse recovery time	$I_{S} = 5 \text{ A}; \text{ d}I_{S}/\text{d}t = -100 \text{ A}/\mu\text{s}; \text{ V}_{GS} = 0 \text{ V};$	-	-	29.6	-	ns
Qr	recovered charge	V _{DS} = 50 V; T _j = 25 °C		-	42.9	-	nC









Fig. 7. Transfer characteristics: drain current as a function of gate-source voltage; typical values


 $V_{DS} = 10V$

BUK9K45-100E

Dual N-channel TrenchMOS logic level FET




Dual N-channel TrenchMOS logic level FET




BUK9K45-100E

Dual N-channel TrenchMOS logic level FET



Dual N-channel TrenchMOS logic level FET

11. Package outline



BUK9K45-100E

All information provided in this document is subject to legal disclaimers.

Product data sheet

© NXP B.V. 2013. All rights reserved

Dual N-channel TrenchMOS logic level FET

12. Legal information

12.1 Data sheet status

Document status [1][2]	Product status [<u>3]</u>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <u>http://www.nxp.com</u>.

12.2 Definitions

Preview — The document is a preview version only. The document is still subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

12.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Dual N-channel TrenchMOS logic level FET

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

HD Radio and **HD Radio** logo — are trademarks of iBiquity Digital Corporation.

Dual N-channel TrenchMOS logic level FET

13. Contents

1	General description	1
2	Features and benefits	1
3	Applications	1
4	Quick reference data	1
5	Pinning information	2
6	Ordering information	2
7	Marking	2
8	Limiting values	2
9	Thermal characteristics	4
10	Characteristics	5
11	Package outline	10
12	Legal information	11
12.1	Data sheet status	11
12.2	Definitions	11
12.3	Disclaimers	11
12.4	Trademarks	40

© NXP B.V. 2013. All rights reserved

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 26 March 2013