

Single-channel high-side driver with analog current sense

Datasheet - production data



Features

Max supply voltage	V _{CC}	41 V
Operating voltage range	V _{CC}	4.5 V to 28 V
Typ. ON-state resistance	R _{ON}	10 mΩ
Current limitation (typ)	I _{LIMH}	85 A
OFF-state supply current	I _S	2 μA ⁽¹⁾

1. Typical value with all loads connected.

- General
 - Inrush current active management by power limitation
 - Very low standby current
 - 3 V CMOS compatible inputs
 - Optimized electromagnetic emissions
 - Very low electromagnetic susceptibility
 - Compliant with European directive 2002/95/EC
 - Very low current sense leakage
- Diagnostic functions
 - Proportional load current sense
 - High current sense precision for wide current range
 - Current sense disable
 - Output short to ground indication
 - Overload and short to ground (power limitation) indication
 - Thermal shutdown indication
- Protections
 - Undervoltage shutdown
 - Overvoltage clamp

- Load current limitation
- Self-limiting of fast thermal transients
- Protection against loss of ground and loss of V_{CC}
- Overtemperature shutdown with auto-restart (thermal shutdown)
- Reverse battery protection with self switch on of the Power MOSFET
- Electrostatic discharge protection
- Aerospace and Defense features
 - Dedicated traceability and part marking
 - Production parts approval documents available
 - Adapted Extended life time and obsolescence management
 - Extended Product Change Notification process
 - Designed and manufactured to meet sub ppm quality goals
 - Advanced mold and frame designs for Superior resilience to harsh environment (acceleration, EMI, thermal, humidity)
 - Single Fabrication, Assembly and Test site
 - Dual internal production source capability

Application

- All types of resistive, inductive and capacitive loads in Aerospace and Defense applications

Contents

1	Description	5
2	Block diagram and pin configuration	6
3	Electrical specifications	8
3.1	Absolute maximum ratings	8
3.2	Thermal data	9
3.3	Electrical characteristics	10
3.4	Waveforms	18
3.5	Electrical characteristics curves	20
3.6	Application information	23
3.7	Load dump protection	23
3.8	MCU I/Os protection	23
3.9	Current sense and diagnostic	24
3.10	Maximum demagnetization energy ($V_{CC} = 13.5$ V)	25
4	Package and PC board thermal data	26
4.1	HPAK thermal data	26
5	Package and packing information	29
5.1	ECOPACK®	29
5.2	HPAK mechanical data	29
5.3	HPAK suggested land pattern	31
5.4	Packing information	32
6	Order codes	33
7	Revision history	34

List of tables

Table 1.	Pin functions	6
Table 2.	Suggested connections for unused and not connected pins	7
Table 3.	Absolute maximum ratings	8
Table 4.	Thermal data	9
Table 5.	Power section	10
Table 6.	Switching ($V_{CC} = 13\text{ V}$, $T_j = 25\text{ }^\circ\text{C}$)	10
Table 7.	Logic inputs	11
Table 8.	Protection and diagnostics	11
Table 9.	Current sense ($8\text{ V} < V_{CC} < 18\text{ V}$)	12
Table 10.	Truth table	16
Table 11.	Electrical transient requirements (part 1)	17
Table 12.	Electrical transient requirements (part 2)	17
Table 13.	Electrical transient requirements (part 3)	17
Table 14.	Thermal parameter	28
Table 15.	HPAK mechanical data	30
Table 16.	Device summary	33
Table 17.	Document revision history	34

List of figures

Figure 1.	Block diagram	6
Figure 2.	Configuration diagram (top view) not in scale	7
Figure 3.	Current and voltage conventions	8
Figure 4.	Current sense delay characteristics	13
Figure 5.	Switching characteristics	14
Figure 6.	Delay response time between rising edge of output current and rising edge of current sense (CS enabled)	14
Figure 7.	Output voltage drop limitation	15
Figure 8.	I_{OUT}/I_{SENSE} vs. I_{OUT}	15
Figure 9.	Maximum current sense ratio drift vs. load current	16
Figure 10.	Normal operation	18
Figure 11.	Overload or short to GND	18
Figure 12.	Intermittent overload	19
Figure 13.	T_J evolution in overload or short to GND	19
Figure 14.	OFF-state output current	20
Figure 15.	High-level input current	20
Figure 16.	Input clamp voltage	20
Figure 17.	Low-level input voltage	20
Figure 18.	High-level input voltage	20
Figure 19.	Input hysteresis voltage	20
Figure 20.	ON-state resistance vs. T_{case}	21
Figure 21.	ON-state resistance vs. V_{CC}	21
Figure 22.	Undervoltage shutdown	21
Figure 23.	Turn-on voltage slope	21
Figure 24.	$ILIMH$ vs. T_{case}	21
Figure 25.	Turn-off voltage slope	21
Figure 26.	High-level CS_DIS voltage	22
Figure 27.	CS_DIS clamp voltage	22
Figure 28.	Low-level CS_DIS voltage	22
Figure 29.	Application schematic	23
Figure 30.	Current sense and diagnostic	24
Figure 31.	Maximum turn-off current versus inductance	25
Figure 32.	PC board	26
Figure 33.	$R_{thj-amb}$ vs. PCB copper area in open box free air condition	26
Figure 34.	HPAK thermal impedance junction ambient single pulse	27
Figure 35.	Thermal fitting model of a single-channel HSD in HPAK	27
Figure 36.	HPAK package dimension	29
Figure 37.	HPAK suggested pad layout	31
Figure 38.	HPAK tube shipment (no suffix)	32
Figure 39.	HPAK tape and reel (suffix "TR")	32

1 Description

The RVN5E010MH is a single-channel high-side driver manufactured using ST proprietary VIPower® M0-5 technology and housed in HPAK package. The device is designed to drive 12 V grounded loads delivering protection, diagnostics and easy 3 V and 5 V CMOS compatible interface with any microcontroller.

The device integrates advanced protective functions such as load current limitation, inrush and overload active management by power limitation, overtemperature shut-off with auto-restart and overvoltage active clamp.

A dedicated analog current sense pin is associated with every output channel in order to provide enhanced diagnostic functions including fast detection of overload and short-circuit to ground through power limitation indication and overtemperature indication.

The current sensing and diagnostic feedback of the whole device can be disabled by pulling the CS_DIS pin high to share the external sense resistor with similar devices.

2 Block diagram and pin configuration

Figure 1. Block diagram





Table 1. Pin functions

Name	Function
V _{CC}	Battery connection
OUT	Power output ⁽¹⁾
GND	Ground connection
IN	Voltage controlled input pin with hysteresis, CMOS compatible. It controls output switch state.
CS	Analog current sense pin, it delivers a current proportional to the load current.
CS_DIS	Active high CMOS compatible pin, to disable the current sense pin.


1. Pins 1 and 7 must be externally tied together.

Figure 2. Configuration diagram (top view) not in scale**Table 2. Suggested connections for unused and not connected pins**

Connection / pin	CS	OUT	IN	CS_DIS
Floating	Not allowed	X	X	X
To ground	Through 1kΩ resistor	Through 22 kΩ resistor	Through 10 kΩ resistor	Through 10 kΩ resistor

3 Electrical specifications

Figure 3. Current and voltage conventions



3.1 Absolute maximum ratings

Stressing the device above the rating listed in *Table 3: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	DC supply voltage	41	V
$-V_{CC}$	Reverse DC supply voltage	16	V
I_{OUT}	DC output current	Internally limited	A
$-I_{OUT}$	Reverse DC output current	20	A
I_{IN}	DC input current	-1 to 10	mA
I_{CS}	DC current sense disable input current	-1 to 10	mA
V_{CSENSE}	Current sense maximum voltage ($V_{CC} > 0$)	$V_{CC} - 41$	V
		$+V_{CC}$	V
E_{MAX}	Maximum switching energy (single pulse) ($L = 2.2 \text{ mH}$; $R_L = 0 \Omega$; $V_{BAT} = 13.5 \text{ V}$; $T_{jstart} = 150^\circ\text{C}$; $I_{OUT} = I_{limL}(Typ.)$)	645	mJ

Table 3. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
V_{ESD}	Electrostatic discharge (human body model: $R = 1.5 \text{ k}\Omega$; $C = 100 \text{ pF}$)		
	- IN	4000	V
	- CS	2000	V
	- CS_DIS	4000	V
	- OUT	5000	V
	- V_{CC}	5000	V
V_{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
T_j	Junction operating temperature	-40 to 150	°C
T_{stg}	Storage temperature	-55 to 150	°C

3.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Max. value	Unit
$R_{thj-case}$	Thermal resistance junction-case	0.55	°C/W
$R_{thj-amb}$	Thermal resistance junction-ambient	67.7	°C/W

3.3 Electrical characteristics

Values specified in this section are for $8 \text{ V} < V_{CC} < 28 \text{ V}$; $-40^\circ\text{C} < T_j < 150^\circ\text{C}$, unless otherwise specified.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{CC}	Operating supply voltage		4.5	13	28	V
V_{USD}	Undervoltage shutdown			3.5	4.5	V
$V_{USDhyst}$	Undervoltage shutdown hysteresis			0.5		V
R_{ON}	ON-state resistance	$I_{OUT} = 6 \text{ A}; T_j = 25^\circ\text{C}$		10		$\text{m}\Omega$
		$I_{OUT} = 6 \text{ A}; T_j = 150^\circ\text{C}$			20	
		$I_{OUT} = 6 \text{ A}; V_{CC} = 5 \text{ V}; T_j = 25^\circ\text{C}$			13	
R_{ON-Rev}	R_{DSON} in reverse battery condition	$V_{CC} = -13 \text{ V}; I_{OUT} = -6 \text{ A}; T_j = 25^\circ\text{C}$		10		$\text{m}\Omega$
V_{clamp}	Clamp voltage	$I_{CC} = 20 \text{ mA}; I_{OUT} = 0 \text{ A}$	41	46	52	V
I_S	Supply current	OFF-state: $V_{CC} = 13 \text{ V}; T_j = 25^\circ\text{C}; V_{IN} = V_{OUT} = V_{SENSE} = 0 \text{ V}$		2	5	μA
		ON-state: $V_{CC} = 13 \text{ V}; V_{IN} = 5 \text{ V}; I_{OUT} = 0 \text{ A}$		1.5	3	mA
$I_{L(off)}$	OFF-state output current	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V}; T_j = 25^\circ\text{C}$	0	0.01	3	μA
		$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V}; T_j = 125^\circ\text{C}$	0		5	

Table 6. Switching ($V_{CC} = 13 \text{ V}, T_j = 25^\circ\text{C}$)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$R_L = 2.2 \Omega$ (see <i>Figure 5</i>)	—	40	—	μs
$t_{d(off)}$	Turn-off delay time	$R_L = 2.2 \Omega$ (see <i>Figure 5</i>)	—	28	—	μs
$(dV_{OUT}/dt)_{on}$	Turn-on voltage slope	$R_L = 2.2 \Omega$	—	(see <i>Figure 23</i>)	—	$\text{V}/\mu\text{s}$
$(dV_{OUT}/dt)_{off}$	Turn-off voltage slope	$R_L = 2.2 \Omega$	—	(see <i>Figure 25</i>)	—	$\text{V}/\mu\text{s}$
W_{ON}	Switching energy losses at turn-on (t_{won})	$R_L = 2.2 \Omega$ (see <i>Figure 5</i>)	—	2	—	mJ
W_{OFF}	Switching energy losses at turn-off (t_{woff})	$R_L = 2.2 \Omega$ (see <i>Figure 5</i>)	—	0.6	—	mJ

Table 7. Logic inputs

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{IL}	Low-level input voltage				0.9	V
I_{IL}	Low-level input current	$V_{IN} = 0.9 \text{ V}$	1			μA
V_{IH}	High-level input voltage		2.1			V
I_{IH}	High-level input current	$V_{IN} = 2.1 \text{ V}$			10	μA
$V_{I(\text{hyst})}$	Input hysteresis voltage		0.25			V
V_{ICL}	Input clamp voltage	$I_{IN} = 1 \text{ mA}$	5.5	7		V
		$I_{IN} = -1 \text{ mA}$		-0.7		
V_{CSDL}	Low-level CS_DIS voltage				0.9	V
I_{CSDL}	Low-level CS_DIS current	$V_{CSD} = 0.9 \text{ V}$	1			μA
V_{CSDH}	High-level CS_DIS voltage		2.1			V
I_{CSDH}	High-level CS_DIS current	$V_{CSD} = 2.1 \text{ V}$			10	μA
$V_{CSD(\text{hyst})}$	CS_DIS hysteresis voltage		0.25			V
V_{CSCL}	CS_DIS clamp voltage	$I_{CSD} = 1 \text{ mA}$	5.5	7		V
		$I_{CSD} = -1 \text{ mA}$		-0.7		

Table 8. Protection and diagnostics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{limH}	Short-circuit current	$V_{CC} = 13 \text{ V}$	60	85	120	A
		$5 \text{ V} < V_{CC} < 28 \text{ V}$			120	
I_{limL}	Short-circuit current during thermal cycling	$V_{CC} = 13 \text{ V}; T_R < T_j < T_{TSD}$		21		A
T_{TSD}	Shutdown temperature		150	175	200	°C
T_R	Reset temperature		$T_{RS} + 1$	$T_{RS} + 5$		°C
T_{RS}	Thermal reset of status		135			°C
T_{HYST}	Thermal hysteresis ($T_{TSD} - T_R$)			7		°C
V_{DEMAG}	Turn-off output voltage clamp	$I_{OUT} = 2 \text{ A}; V_{IN} = 0; L = 6 \text{ mH}$	$V_{CC} - 41$	$V_{CC} - 46$	$V_{CC} - 52$	V
V_{ON}	Output voltage drop limitation	$I_{OUT} = 0.5 \text{ A}; T_j = -40 \text{ °C to } 150 \text{ °C}$		25		mV

Note:

To ensure long term reliability under heavy overload or short-circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

Table 9. Current sense (8 V < V_{CC} < 18 V)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
K ₀	I _{OUT} /I _{SENSE}	I _{OUT} = 0.25 A; V _{SENSE} = 0.5 V T _j = -40 °C to 150 °C T _j = 25 °C to 150 °C	3000	7410	12000	
			3000	7410	11600	
K ₁	I _{OUT} /I _{SENSE}	I _{OUT} = 6 A; V _{SENSE} = 0.5 V T _j = -40 °C to 150 °C T _j = 25 °C to 150 °C	5350	6740	8500	
			5510	6740	7745	
dK ₁ /K ₁ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 6 A; V _{SENSE} = 0.5 V; V _{CSD} = 0 V; T _j = -40 °C to 150 °C	-15		15	%
K ₂	I _{OUT} /I _{SENSE}	I _{OUT} = 10 A; V _{SENSE} = 4 V; T _j = -40 °C to 150 °C T _j = 25 °C to 150 °C	5850	6570	7690	
			5800	6570	7195	
dK ₂ /K ₂ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 10 A; V _{SENSE} = 4 V; V _{CSD} = 0 V; T _j = -40 °C to 150 °C	-11		11	%
K ₃	I _{OUT} /I _{SENSE}	I _{OUT} = 25 A; V _{SENSE} = 4 V; T _j = -40 °C to 150 °C T _j = 25 °C to 150 °C	5915	6420	7000	
			5850	6420	6755	
dK ₃ /K ₃ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 25 A; V _{SENSE} = 4 V; V _{CSD} = 0 V; T _j = -40 °C to 150 °C	-8		8	%
I _{SENSE0}	Analog sense leakage current	I _{OUT} = 0 A; V _{SENSE} = 0 V; V _{CSD} = 5 V; V _{IN} = 0 V; T _j = -40 °C to 150 °C	0		1	
		I _{OUT} = 0 A; V _{SENSE} = 0 V; V _{CSD} = 0 V; V _{IN} = 5 V; T _j = -40 °C to 150 °C	0		2	µA
		I _{OUT} = 2 A; V _{SENSE} = 0 V; V _{CSD} = 5 V; V _{IN} = 5 V; T _j = -40 °C to 150 °C			1	
I _{OL}	Open load ON-state current detection threshold	V _{IN} = 5 V, 8 V < V _{CC} < 18 V; I _{SENSE} = 5 µA	5		80	mA
V _{SENSE}	Max analog sense output voltage	I _{OUT} = 18 A; R _{SENSE} = 3.9 kΩ	5			V
V _{SENSEH} ⁽²⁾	Analog sense output voltage in fault condition	V _{CC} = 13 V; R _{SENSE} = 3.9 kΩ		8		V
I _{SENSEH} ⁽²⁾	Analog sense output current in fault condition	V _{CC} = 13 V; V _{SENSE} = 5 V		9		mA
t _{DSENSE1H}	Delay response time from falling edge of CS_DIS pin	V _{SENSE} < 4 V, 1.5 A < I _{OUT} < 25 A; I _{SENSE} = 90% of I _{SENSE MAX} (see Figure 4)		50	100	µs

Table 9. Current sense ($8 \text{ V} < V_{CC} < 18 \text{ V}$) (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{DSENSE1L}$	Delay response time from rising edge of CS_DIS pin	$V_{SENSE} < 4 \text{ V}$; $1.5 \text{ A} < I_{OUT} < 25 \text{ A}$; $I_{SENSE} = 10\% \text{ of } I_{SENSE MAX}$ (see <i>Figure 4</i>)		5	20	μs
$t_{DSENSE2H}$	Delay response time from rising edge of IN pin	$V_{SENSE} < 4 \text{ V}$, $1.5 \text{ A} < I_{OUT} < 25 \text{ A}$; $I_{SENSE} = 90\% \text{ of } I_{SENSE max}$ (see <i>Figure 4</i>)		270	600	μs
$\Delta t_{DSENSE2H}$	Delay response time between rising edge of output current and rising edge of current sense	$V_{SENSE} < 4 \text{ V}$, $I_{SENSE} = 90\% \text{ of } I_{SENSE MAX}$; $I_{OUT} = 90\% \text{ of } I_{OUTMAX}$, $I_{OUTMAX} = 3 \text{ A}$ (see <i>Figure 6</i>)			310	μs
$t_{DSENSE2L}$	Delay response time from falling edge of IN pin	$V_{SENSE} < 4 \text{ V}$; $1.5 \text{ A} < I_{OUT} < 25 \text{ A}$; $I_{SENSE} = 10\% \text{ of } I_{SENSE max}$ (see fig <i>Figure 4</i>)		100	250	μs

1. Parameter guaranteed by design, it is not tested.
2. Fault condition includes: power limitation and overtemperature.

Figure 4. Current sense delay characteristics






Figure 5. Switching characteristics**Figure 6. Delay response time between rising edge of ouput current and rising edge of current sense (CS enabled)**




Figure 7. Output voltage drop limitation**Figure 8. I_{OUT}/I_{SENSE} vs. I_{OUT}** 

Figure 9. Maximum current sense ratio drift vs. load current

Parameter guaranteed by design (Figure 9); it is not tested.

Table 10. Truth table

Conditions	Input	Output	SENSE ($V_{CSD} = 0 \text{ V}$) ⁽¹⁾
Normal operation	L	L	0
	H	H	Nominal
Overtemperature	L	L	0
	H	L	V_{SENSEH}
Undervoltage	L	L	0
	H	L	0
Overload	H	X (no power limitation)	Nominal
	H	Cycling (power limitation)	V_{SENSEH}
Short-circuit to GND (power limitation)	L	L	0
	H	L	V_{SENSEH}
Negative output voltage clamp	L	L	0

1. If the V_{CSD} is high, the SENSE output is at a high-impedance, its potential depends on leakage currents and external circuit.

Table 11. Electrical transient requirements (part 1)

ISO 7637-2: 2004(E) Test pulse	Test levels ⁽¹⁾		Number of pulses or test times	Burst cycle/pulse repetition time		Delays and impedance
	III	IV		Min.	Max.	
1	-75 V	-100 V	5000 pulses	0.5 s	5 s	2 ms, 10 Ω
2a	+37 V	+50 V	5000 pulses	0.2 s	5 s	50 μs, 2 Ω
3a	-100 V	-150 V	1 h	90 ms	100 ms	0.1μs, 50 Ω
3b	+75 V	+100 V	1 h	90 ms	100 ms	0.1μs, 50 Ω
4	-6 V	-7 V	1 pulse			100 ms, 0.01 Ω
5b ⁽²⁾	+65 V	+87 V	1 pulse			400 ms, 2 Ω

1. The above test levels must be considered referred to $V_{CC} = 13.5$ V except for pulse 5b.

2. Valid in case of external load dump clamp: 40 V maximum referred to ground.

Table 12. Electrical transient requirements (part 2)

ISO 7637-2: 2004(E) Test pulse	Test level results	
	III	IV
1	C	C
2a	C	C
3a	C	C
3b	C	C
4	C	C
5b ⁽¹⁾	C	C

1. Valid in case of external load dump clamp: 40 V maximum referred to ground.

Table 13. Electrical transient requirements (part 3)

Class	Contents
C	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

3.4 Waveforms

Figure 10. Normal operation




Figure 11. Overload or short to GND






Figure 12. Intermittent overload

Figure 13. T_J evolution in overload or short to GND

3.5 Electrical characteristics curves

Figure 14. OFF-state output current




Figure 15. High-level input current




Figure 16. Input clamp voltage




Figure 17. Low-level input voltage




Figure 18. High-level input voltage




Figure 19. Input hysteresis voltage














Figure 20. ON-state resistance vs. T_{case} **Figure 21. ON-state resistance vs. V_{CC}** **Figure 22. Undervoltage shutdown****Figure 23. Turn-on voltage slope****Figure 24. I_{LIMH} vs. T_{case}** **Figure 25. Turn-off voltage slope**

Figure 26. High-level CS_DIS voltage**Figure 27. CS_DIS clamp voltage****Figure 28. Low-level CS_DIS voltage**

3.6 Application information

Figure 29. Application schematic



GAPGPS03296

3.7 Load dump protection

D_{Id} is necessary (voltage transient suppressor) if the load dump peak voltage exceeds the V_{CC} max DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO 7637-2 2004 (E) table.

3.8 MCU I/Os protection

When negative transients are present on the V_{CC} line, the control pins are pulled negative to approximately -1.5 V. ST suggests to insert a resistor (R_{prot}) in line to prevent the microcontroller I/O pins from latching-up.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (input levels compatibility) with the latch-up limit of microcontroller I/Os.

Equation 1

$$-V_{CCpeak} / I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH}) / I_{IHmax}$$

Calculation example:

For $V_{CCpeak} = -1.5$ V; $I_{latchup} \geq 20$ mA; $V_{OH\mu C} \geq 4.5$ V

$$75 \Omega \leq R_{prot} \leq 240 \text{ k}\Omega$$

Recommended values: $R_{prot} = 10$ k Ω , $C_{EXT} = 10$ nF.


3.9 Current sense and diagnostic

The current sense pin performs a double function (see [Figure 30: Current sense and diagnostic](#)):

- **Current mirror of the load current in normal operation**, delivering a current proportional to the load current according to a known ratio K_X .
The current I_{SENSE} can be easily converted to a voltage V_{SENSE} by means of an external resistor R_{SENSE} . Linearity between I_{OUT} and V_{SENSE} is ensured up to 5 V minimum (see parameter V_{SENSE} in [Table 9: Current sense \(8 V < \$V_{CC}\$ < 18 V\)](#)). The current sense accuracy depends on the output current (refer to current sense electrical characteristics [Table 9: Current sense \(8 V < \$V_{CC}\$ < 18 V\)](#)).
- **Diagnostic flag in fault conditions**, delivering a fixed voltage V_{SENSEH} up to a maximum current I_{SENSEH} in case of the following fault conditions (refer to [Table 10: Truth table](#)):
 - Power limitation activation
 - Overtemperature


A logic level high on the CS_DIS simultaneously sets all the current sense pins of the device in a high-impedance state, thus disabling the current monitoring and diagnostic detection. This feature allows multiplexing of the microcontroller analog inputs by sharing the sense resistance and ADC line among different devices.

Figure 30. Current sense and diagnostic



3.10 Maximum demagnetization energy ($V_{CC} = 13.5$ V)

Figure 31. Maximum turn-off current versus inductance




1. Values are generated with $R_L = 0 \Omega$.
In case of repetitive pulses, T_{jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

4 Package and PC board thermal data

4.1 HPAK thermal data

Figure 32. PC board



1. Layout condition of R_{th} and Z_{th} measurements (PCB FR4 area = 58 mm x 58 mm, PCB thickness = 1.8 mm, Cu thickness = 70 µm, Copper areas: from minimum pad lay-out to 8 cm²).

Figure 33. R_{thj-amb} vs. PCB copper area in open box free air condition




Figure 34. HPAK thermal impedance junction ambient single pulse





Figure 35. Thermal fitting model of a single-channel HSD in HPAK



1. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protection functions (power limitation or thermal cycling during thermal shutdown) are not triggered.

Equation 2: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where $\delta = t_p/T$

Table 14. Thermal parameter

Area/island (cm ²)	Footprint	4	8
R1 (°C/W)	0.01		
R2 (°C/W)	0.15		
R3 (°C/W)	0.5		
R4 (°C/W)	8		
R5 (°C/W)	28	22	12
R6 (°C/W)	31	25	16
C1 (W.s/°C)	0.005		
C2 (W.s/°C)	0.05		
C3 (W.s/°C)	0.1		
C4 (W.s/°C)	0.4		
C5 (W.s/°C)	0.8	1.4	3
C6 (W.s/°C)	3	6	9

5 Package and packing information

5.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.

5.2 HPAK mechanical data

Figure 36. HPAK package dimension





Table 15. HPAK mechanical data

Ref. dim	Data book mm		
	Min.	Nom.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.45		0.60
b4	5.20		5.40
c	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	5.00	5.20	5.40
e		0.85	
e1	1.60		1.80
e2	3.30		3.50
e3	5.00		5.20
H	9.35		10.10
L	1.00		1.50
(L1)	2.60	2.80	3.00
L2	0.60	0.80	1.00
L4	0.60		1.00
R		0.20	
V2	0°		8°

5.3 HPAK suggested land pattern

Figure 37. HPAK suggested pad layout



5.4 Packing information

The devices can be packed in tube or tape and reel shipments (see [Table 16: Device summary](#)).

Figure 38. HPAK tube shipment (no suffix)





Figure 39. HPAK tape and reel (suffix “TR”)



6 Order codes

Table 16. Device summary

Package	Order codes	
	Tube	Tape and reel
6 pins HPAK	RVN5E010MH	RVN5E010MHTR

7 Revision history

Table 17. Document revision history

Date	Revision	Changes
25-Jul-2013	1	Initial release.
15-Sep-2014	2	Updated <i>Features on page 1</i> .

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics – All rights reserved