# **IN74ACT652**


# Octal 3-State Bus Transceivers and D Flip-Flops High-Speed Silicon-Gate CMOS


The IN74ACT652 is identical in pinout to the LS/ALS652, HC/HCT652. The IN74ACT652 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.

These devices consists of bus transceiver circuits, D-type flip-flop, and control circuitry arranged for multiplex transmission of data directly from the data bus or from the internal storage registers. Direction and Output Enable are provided to select the read-time or stored data function. Data on the A or B Data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (A-to-B Clock or B-to-A Clock) regardless of the select or enable or enable control pins. When A-to-B Source and B-to-A Source are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling Direction and Output Enable. In this configuration each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The IN74ACT652 has noninverted outputs.

- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μA; 0.1 μA @ 25°C
- Outputs Source/Sink 24 mA





#### **PIN ASSIGNMENT**

	LOCK	1.	24	þ	V CC
	A-TO-B DURCE [	2	23	þ	B-TO-A CLOCK
DIRE	ction [	3	22	þ	B-TO-A SOURCE
	<b>A</b> 0 [	4	21	þ	OUTPUT ENABLE
	<b>A</b> 1 [	5	20	þ	B0
	A2 [	6	1 <b>9</b>	þ	<b>B</b> 1
	A3 [	7	18	þ	B2
	A4 [	8	17	þ	B3
	A5 [	9	16	þ	<b>B</b> 4
	A6 [	10	15	þ	B5
8	A7 [	11	14	þ	B6
DATA PORT	GND [	12	13	þ	B7

INTEGRAL

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)	-0.5 to $V_{CC}$ +0.5	V
V <sub>OUT</sub>	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC}$ +0.5	V
I <sub>IN</sub>	DC Input Current, per Pin	±20	mA
I <sub>OUT</sub>	DC Output Sink/Source Current, per Pin	±50	mA
I <sub>CC</sub>	DC Supply Current, $V_{CC}$ and GND Pins	±50	mA
P <sub>D</sub>	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
$T_L$	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

### MAXIMUM RATINGS<sup>\*</sup>

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from  $65^{\circ}$  to  $125^{\circ}$ C

SOIC Package: : - 7 mW/°C from 65° to 125°C

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
$V_{IN}, V_{OUT}$	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	v
TJ	Junction Temperature (PDIP)		140	°C
T <sub>A</sub>	Operating Temperature, All Package Types	-40	+85	°C
I <sub>OH</sub>	Output Current - High		-24	mA
I <sub>OL</sub>	Output Current - Low		24	mA
$t_r, t_f$	Input Rise and Fall Time * $V_{CC} = 4.5 V$ (except Schmitt Inputs) $V_{CC} = 5.5 V$	000	10 8.0	ns/V

### **RECOMMENDED OPERATING CONDITIONS**

 $V_{\rm IN}$  from 0.8 V to 2.0 V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range  $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.



			$V_{\rm CC}$	V <sub>CC</sub> Guaranteed Limits           V         25 °C         -40 °C to           85 °C         85 °C		nits	
Symbol	Parameter	Test Conditions	V			Unit	
V <sub>IH</sub>	Minimum High-Level Input Voltage	$V_{OUT}$ =0.1 V or $V_{CC}$ -0.1 V	4.5 5.5	2.0 2.0	2.0 2.0	V	
$V_{I\!L}$	Maximum Low - Level Input Voltage	$V_{OUT}$ =0.1 V or $V_{CC}$ -0.1 V	4.5 5.5	0.8 0.8	0.8 0.8	V	
V <sub>OH</sub>	Minimum High-Level Output Voltage	$I_{\rm OUT} \leq -50 \ \mu A$	4.5 5.5	4.4 5.4	4.4 5.4	V	
		$V_{IN}=V_{IH}$ or $V_{IL}$ $I_{OH}=-24$ mA $I_{OH}=-24$ mA	4.5 5.5	3.86 4.86	3.76 4.76		
V <sub>OL</sub>	Maximum Low-Level Output Voltage	$I_{OUT} \le 50 \ \mu A$	4.5 5.5	0.1 0.1	0.1 0.1	V	
		$V_{IN}=V_{IH} \text{ or } V_{IL}$ $I_{OL}=24 \text{ mA}$ $I_{OL}=24 \text{ mA}$	4.5 5.5	0.36 0.36	0.44 0.44		
$I_{IN}$	Maximum Input Leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5	±0.1	±1.0	μΑ	
$\Delta I_{CCT}$	Additional Max. I <sub>CC</sub> /Input	V <sub>IN</sub> =V <sub>CC</sub> - 2.1 V	5.5		1.5	mA	
I <sub>OZ</sub>	Maximum Three- State Leakage Current		5.5	±0.6	±6.0	μΑ	
I <sub>OLD</sub>	+Minimum Dynamic Output Current	V <sub>OLD</sub> =1.65 V Max	5.5 75		75	mA	
I <sub>OHD</sub>	+Minimum Dynamic Output Current	V <sub>OHD</sub> =3.85 V Min	5.5		-75	mA	
I <sub>CC</sub>	Maximum Quiescent V <sub>IN</sub> =V <sub>CC</sub> or GND Supply Current (per Package)		5.5	8.0	80	μΑ	

## DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

\* All outputs loaded; thresholds on input associated with output under test.

+Maximum test duration 2.0 ms, one output loaded at a time.



			Guaranteed Limits				
Symbol	Parameter	25	°C	-40°C to 85°C		Unit	
		Min	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay, A-to-B Clock or B-to-A Clock to A or B Data Port (Figure 1)	4.0	14.5	3.5	16.5	ns	
t <sub>PHL</sub>	Propagation Delay, A-to-B Clock or B-to-A Clock to A or B Data Port (Figure 1)	3.5	14.5	3.0	16.5	ns	
t <sub>PLH</sub>	Propagation Delay, Input A to Output B or Input B to Output A (Figures 2,3)	2.5	11.5	2.0	13.0	ns	
t <sub>PHL</sub>	Propagation Delay, Input A to Output B or Input B to Output A (Figures 2,3)	2.5	11.5	2.0	13.0	ns	
t <sub>PLH</sub>	Propagation Delay, A-to-B Source or B-to-A Source to A or B Data Port (Figure 4)	2.5	12.0	2.0	13.5	ns	
t <sub>PHL</sub>	Propagation Delay, A-to-B Source or B-to-A Source to A or B Data Port (Figure 4)	3.0	12.0	2.5	13.5	ns	
t <sub>PZH</sub>	Propagation Delay, Output Enable to A Data Port (Figure 5)	2.0	11.5	1.5	13.0	ns	
t <sub>PZL</sub>	Propagation Delay, Output Enable to A Data Port (Figure 5)	2.5	11.5	2.0	13.0	ns	
t <sub>PHZ</sub>	Propagation Delay, Output Enable to A Data Port (Figure 5)	3.0	13.0	2.5	14.0	ns	
t <sub>PLZ</sub>	Propagation Delay, Output Enable to A Data Port (Figure 5)	2.5	12.5	2.0	14.0	ns	
t <sub>PZH</sub>	Propagation Delay, Direction to B Data Port (Figure 6)	2.5	12.0	2.0	13.5	ns	
t <sub>PZL</sub>	Propagation Delay, Direction to B Data Port (Figure 6)	2.5	12.0	2.0	13.5	ns	
t <sub>PHZ</sub>	Propagation Delay, Direction to B Data Port (Figure 6)	3.5	13.5	3.0	14.5	ns	
t <sub>PLZ</sub>	Propagation Delay, Direction to B Data Port (Figure 6)	3.0	13.5	2.5	15.0	ns	
C <sub>IN</sub>	Maximum Input Capacitance	4	.5	4	pF		
C <sub>OUT</sub>	Input/Output Capacitance	15			15	pF	

# AC ELECTRICAL CHARACTERISTICS ( $V_{CC}$ =5.0 V ± 10%, $C_L$ =50pF,Input t<sub>r</sub>=t<sub>f</sub>=3.0 ns)


		Typical @25°C,V <sub>CC</sub> =5.0 V	
C <sub>PD</sub>	Power Dissipation Capacitance	60	pF



			Guarantee	Guaranteed Limits		
Symbol	Parameter	v	25 °C	-40°C to 85°C	Unit	
t <sub>su</sub>	Minimum Setup Time, A or B Data Port to A- to-B Clock or B-to-A Clock (Figure 7)	5.0	7.0	8.0	ns	
t <sub>h</sub>	Minimum Hold Time, A-to-B Clock or B-to-A Clock to A or B Data Port (Figure 7)	5.0	2.5	2.5	ns	
t <sub>w</sub>	Minimum Pulse Width, A-to-B Clock or B-to-A Clock (Figure 7)	5.0	6.0	7.0	ns	

# **TIMING REQUIREMENTS**( $C_L$ =50pF,Input $t_r$ = $t_f$ =3.0 ns)





# **IN74ACT652**

Dir.	OE	CAB	CBA	SAB	SBA	A	В	FUNCTION
2	01	0.112	0.5.1	2.12	5511	INPUTS	INPUTS	Both the A bus and the B bus are inputs.
L	Н	X	Х	Х	X	Z	Z	The output functions of the A and B bus are disabled.
		<b>_</b>	4	Х	Х	INPUTS	INPUTS	Both the A and B bus are used for inputs to the internal flip-flops. Data at the bus will be stored on low to high transition of the clock inputs.
						OUTPUTS	INPUTS	The A bus are outputs and the B bus are inputs.
		$\mathbf{X}^{*}$	Х	Х	L	L H	L H	The data at the B bus are displayed at the A bus.
L	L	X*	اهم	Х	L	L H	L H	The data at the B bus are displayed at the A bus. The data of the B bus are stored to the internal flip-flops on low to high transition of the clock pulse.
		X*	Х	Х	Н	Qn	Х	The data stored to the internal flip-flops, are displayed at the A bus.
		X*		Х	Н	H L	H L	The data at the B bus are stored to the internal flip-flops on low to high transition of the clock pulse. The states of the internal flip-flops output directly to the A bus.
						INPUTS	OUTPUTS	The A bus are inputs and the B bus are outputs.
		X	$X^*$	L	Х	L H	L H	The data at the A bus are displayed at the B bus.
Н	Н	_ <b>*</b>	$X^*$	L	Х	L H	L H	The data at the B bus are displayed at the A bus. The data of the B bus are stored to the internal flip-flops on low to high transition of the clock pulse.
		X	$X^*$	Η	Х	Х	Qn	The data stored to the internal flip-flops are displayed at the B bus.
		_ <b>_</b>	X*	Н	Х	L H	L H	The data at the A bus are stored to the internal flip-flops on low to high transition of the clock pulse. The states of the internal flip-flops output directly to the B bus.
						OUTPUTS	OUTPUTS	Both the A bus and the B bus are outputs
Н	L	Х	Х	Н	Н	Qn	Qn	The data stored to the internal flip-flops are displayed at the A and B bus respectively.
		<b>_</b>	_ <b>_</b>	Н	Н	Qn	Qn	The output at the A bus are displayed at the B bus, the output at the B bus are displayed at the A bus respec.

### **FUNCTION TABLE**


X : DON'T CARE

Z : HIGH IMPEDANCE


Qn : THE DATA STORED TO THE INTERNAL FLIP-FLOPS BY MOST RECENT LOW TO HIGH TRANSITION OF THE CLOCK INPUTS \* : THE DATA AT THE A AND B BUS WILL BE STORED TO THE INTERNAL FLIP-FLOPS ON EVERY

\* : THE DATA AT THE A AND B BUS WILL BE STORED TO THE INTERNAL FLIP-FLOPS ON EVERY LOW TO TRANSITION OF THE CLOCK INPUTS

### SWITCHING DIAGRAMS



## EXPANDED LOGIC DIAGRAM



TO 7 OTHER CHANNELS

