



AK4355


192kHz 24-Bit 6ch DAC for DVD-Audio

GENERAL DESCRIPTION

The AK4355 offers the perfect mix for cost and performance based multi-channel audio systems. AKM's advanced multi-bit architecture delivers a wide dynamic range and low outband noise. The AK4355 has full differential SCF outputs, removing the need for AC coupling capacitors and increasing performance for systems with excessive clock jitter. The 24 Bit word length and 192kHz sampling rate make this part ideal for a wide range of application including DVD-Audio.

FEATURES


- Sampling Rate: 8kHz to 192kHz
- 24Bit 8 times Digital Filter with Slow roll-off option
- THD+N: -90dB
- DR, S/N: 106dB
- High Tolerance to Clock Jitter
- Low Distortion Differential Output
- Digital De-emphasis for 32, 44.1 & 48kHz sampling
- Zero Detect Pin
- Channel Independent Digital Attenuator with soft-transition
- Soft Mute
- I/F format: 24-Bit MSB justified, 24/20/16-Bit LSB justified or I²S
- Master Clock
 - Normal Speed: 256fs, 384fs, 512fs or 768fs
 - Double Speed: 128fs, 192fs, 256fs or 384fs
 - Quad Speed: 128fs, 192fs
- Power Supply: 4.75 to 5.25V
- 28pin VSOP Package



■ Ordering Guide

AK4355VF	-40 ~ +85°C	28pin VSOP (0.65mm pitch)
AKD4355	Evaluation Board for AK4355	

■ Pin Layout



PIN/FUNCTION

No.	Pin Name	I/O	Function
1	VREF	I	Positive Voltage Reference Input Pin
2	DZF	O	Zero Input Detect Pin
3	PDN	I	Power-Down Mode Pin When at "L", the AK4355 is in the power-down mode and is held in reset. The AK4355 should always be reset upon power-up.
4	MCLK	I	Master Clock Input Pin An external TTL clock should be input on this pin.
5	BICK	I	Audio Serial Data Clock Pin
6	SDTI1	I	DAC1 Audio Serial Data Input Pin
7	SDTI2	I	DAC2 Audio Serial Data Input Pin
8	SDTI3	I	DAC3 Audio Serial Data Input Pin
9	LRCK	I	L/R Clock Pin
10	CSN	I	Chip Select Pin
11	CCLK	I	Control Clock Pin
12	CDTI	I	Control Data Input Pin
13	DVDD	-	Digital Power Supply Pin
14	DVSS	-	Digital Ground Pin
15	ROUT3-	O	DAC3 Rch Negative Analog Output Pin
16	ROUT3+	O	DAC3 Rch Positive Analog Output Pin
17	LOUT3-	O	DAC3 Lch Negative Analog Output Pin
18	LOUT3+	O	DAC3 Lch Positive Analog Output Pin
19	ROUT2-	O	DAC2 Rch Negative Analog Output Pin
20	ROUT2+	O	DAC2 Rch Positive Analog Output Pin
21	LOUT2-	O	DAC2 Lch Negative Analog Output Pin
22	LOUT2+	O	DAC2 Lch Positive Analog Output Pin
23	ROUT1-	O	DAC1 Rch Negative Analog Output Pin
24	ROUT1+	O	DAC1 Rch Positive Analog Output Pin
25	LOUT1-	O	DAC1 Lch Negative Analog Output Pin
26	LOUT1+	O	DAC1 Lch Positive Analog Output Pin
27	AVSS	-	Analog Ground Pin
28	AVDD	-	Analog Power Supply Pin

Note: All input pins should not be left floating.

ABSOLUTE MAXIMUM RATINGS

(AVSS, DVSS=0V; Note 1)

Parameter		Symbol	min	max	Units
Power Supplies	Analog	A VDD	-0.3	6.0	V
	Digital	DVDD	-0.3	6.0	V
	AVSS-DVSS (Note 2)	ΔGND	-	0.3	V
Input Current (any pins except for supplies)		IIN	-	±10	mA
Analog Input Voltage		VINA	-0.3	AVDD+0.3	V
Digital Input Voltage		VIND	-0.3	DVDD+0.3	V
Ambient Operating Temperature		Ta	-40	85	°C
Storage Temperature		Tstg	-65	150	°C

Note: 1. All voltages with respect to ground.

2. AVSS and DVSS must be connected to the same analog ground plane.

WARNING: Operation at or beyond these limits may results in permanent damage to the device.

Normal operation is not guaranteed at these extremes.

RECOMMENDED OPERATING CONDITIONS

(AVSS, DVSS=0V; Note 1)

Parameter		Symbol	min	typ	max	Units
Power Supplies (Note 3)	Analog	A VDD	4.75	5.0	5.25	V
	Digital	DVDD	4.75	5.0	5.25	V
Voltage Reference		VREF	AVDD-0.5	-	AVDD	V

Note: 1. All voltages with respect to ground.

3. The power up sequence between AVDD and DVDD is not critical.

*AKM assumes no responsibility for the usage beyond the conditions in this datasheet.

ANALOG CHARACTERISTICS

(Ta=25°C; AVDD, DVDD=5V; VREF=AVDD; fs=44.1kHz; BICK=64fs; Signal Frequency=1kHz; 24bit Input Data; Measurement frequency=20Hz ~ 20kHz; R_L ≥4kΩ; unless otherwise specified)

Parameter		min	typ	max	Units	
Resolution				24	Bits	
Dynamic Characteristics (Note 4)						
THD+N	fs=44.1kHz	0dBFS		-90	-86	dB
	BW=20kHz	-60dBFS		-42	-	dB
	fs=96kHz	0dBFS		-88	-84	dB
	BW=40kHz	-60dBFS		-39	-	dB
	fs=192kHz	0dBFS		-86	-	dB
	BW=40kHz	-60dBFS		-39	-	dB
Dynamic Range (-60dBFS with A-weighted)		(Note 5)	100	106		dB
S/N (A-weighted)		(Note 6)	100	106		dB
Interchannel Isolation (1kHz)			90	100		dB
Interchannel Gain Mismatch				0.2	0.5	dB
DC Accuracy						
Gain Drift				100	-	ppm/°C
Output Voltage		(Note 7)	±3.0	±3.2	±3.4	V _{pp}
Load Resistance		(Note 8)	4			kΩ
Power Supplies						
Power Supply Current (AVDD+DVDD)						
Normal Operation (PDN = "H", fs ≤96kHz)				49	75	mA
Normal Operation (PDN = "H", fs=192kHz)				55	80	mA
Power-Down Mode (PDN = "L")		(Note 9)		10	100	μA

- Notes: 4. Measured by Audio Precision (System Two) or UPD. Refer to the evaluation board manual.
 5. 100dB at 16bit data.
 6. S/N does not depend on input bit length.
 7. Full-scale voltage (0dB). Output voltage scales with the voltage of VREF,
 $AOUT (typ. @0dB) = (AOUT+) - (AOUT-) = \pm 3.2V_{pp} \times VREF/5$.
 8. For AC-load. 4kΩ for DC-load.
 9. All digital inputs including clock pins (MCLK, BICK and LRCK) are held DVDD or DVSS.

SHARP ROLL-OFF FILTER CHARACTERISTICS

($T_a = 25^\circ\text{C}$; AVDD, DVDD = 4.75 ~ 5.25V; $f_s = 44.1\text{kHz}$; DEM = OFF; SLOW="0")

Parameter	Symbol	min	typ	max	Units		
Digital filter							
Passband	$\pm 0.05\text{dB}$ (Note 10)	PB	0		20.0	kHz	
			-	22.05	-	kHz	
Stopband	(Note 10)	SB	24.25			kHz	
Passband Ripple		PR			± 0.02	dB	
Stopband Attenuation		SA	54			dB	
Group Delay	(Note 11)	GD	-	20.5	-	1/ f_s	
Digital Filter + LPF							
Frequency Response	20.0kHz	$f_s=44.1\text{kHz}$	FR	-	± 0.2	-	dB
	40.0kHz	$f_s=96\text{kHz}$	FR	-	± 0.3	-	dB
	80.0kHz	$f_s=192\text{kHz}$	FR	-	+0/-0.6	-	dB

Notes: 10. The passband and stopband frequencies scale with f_s (system sampling rate).

For example, $\text{PB}=0.4535 \times f_s$ ($\pm 0.05\text{dB}$), $\text{SB}=0.546 \times f_s$.

11. The calculating delay time which occurred by digital filtering. This time is from setting the 16/24bit data of both channels to input register to the output of analog signal.

SLOW ROLL-OFF FILTER CHARACTERISTICS

($T_a = 25^\circ\text{C}$; AVDD, DVDD = 4.75~5.25V; $f_s = 44.1\text{kHz}$; DEM = OFF; SLOW = "1")

Parameter	Symbol	min	Typ	max	Units		
Digital Filter							
Passband	$\pm 0.04\text{dB}$ (Note 12)	PB	0		8.1	kHz	
			-	18.2	-	kHz	
Stopband	(Note 12)	SB	39.2			KHz	
Passband Ripple		PR			± 0.005	DB	
Stopband Attenuation		SA	72			DB	
Group Delay	(Note 11)	GD	-	20.5	-	1/ f_s	
Digital Filter + SCF							
Frequency Response	20.0kHz	$f_s=44.\text{kHz}$	FR	-	+0/-5	-	dB
	40.0kHz	$f_s=96\text{kHz}$	FR	-	+0/-4	-	dB
	80.0kHz	$f_s=192\text{kHz}$	FR	-	+0/-5	-	dB

Note: 12. The passband and stopband frequencies scale with f_s .

For example, $\text{PB} = 0.185 \times f_s$ ($\pm 0.04\text{dB}$), $\text{SB} = 0.888 \times f_s$.

DC CHARACTERISTICS

($T_a=25^\circ\text{C}$; AVDD, DVDD = 4.75 ~ 5.25V)

Parameter	Symbol	min	Typ	max	Units
High-Level Input Voltage	V _{IH}	2.2	-	-	V
Low-Level Input Voltage	V _{IL}	-	-	0.8	V
High-Level Output Voltage (I _{out} =-80 μ A)	V _{OH}	DVDD-0.4	-	-	V
Low-Level Output Volt age (I _{out} =80 μ A)	V _{OL}	-	-	0.4	V
Input Leakage Current	I _{in}	-	-	± 10	μ A

SWITCHING CHARACTERISTICS




(Ta=25°C; AVDD, DVDD = 4.75 ~ 5.25V; C_I=20pF)

Parameter	Symbol	min	typ	max	Units
Master Clock Frequency	fCLK	2.048	11.2896	36.864	MHz
Duty Cycle	dCLK	40		60	%
LRCK Frequency					
Normal Speed Mode	f _{sn}	8		48	kHz
Double Speed Mode	f _{sd}	60		96	kHz
Quad Speed Mode	f _{sq}	120		192	kHz
Duty Cycle	Duty	45		55	%
Audio Interface Timing					
BICK Period					
Normal Speed Mode	t _{BCK}	1/128fs			ns
Double/Quad Speed Mode	t _{BCK}	1/64fs			ns
BICK Pulse Width Low	t _{BCKL}	30			ns
Pulse Width High	t _{BCKH}	30			ns
BICK rising to LRCK Edge (Note 13)	t _{BLR}	20			ns
LRCK Edge to BICK rising (Note 13)	t _{LRB}	20			ns
SDTI Hold Time	t _{SDH}	20			ns
SDTI Setup Time	t _{SDS}	20			ns
Control Interface Timing					
CCLK Period	t _{CCK}	200			
CCLK Pulse Width Low	t _{CCKL}	80			ns
Pulse Width High	t _{CCKH}	80			ns
CDTI Setup Time	t _{CDS}	40			ns
CDTI Hold Time	t _{CDH}	40			ns
CSN "H" Time	t _{CSW}	150			ns
CSN "↓" to CCLK "↑"	t _{CSS}	50			ns
CCLK "↑" to CSN "↑"	t _{CSH}	50			ns
Reset Timing					
PDN Pulse Width (Note 14)	t _{PD}	150			ns


Notes: 13. BICK rising edge must not occur at the same time as LRCK edge.

14. The AK4355 can be reset by bringing PDN= "L".


■ Timing Diagram




Clock Timing




Serial Interface Timing



WRITE Command Input Timing



WRITE Data Input Timing



Power-down Timing

OPERATION OVERVIEW

■ System Clock

The external clocks, which are required to operate the AK4355, are MCLK, LRCK and BICK. The master clock (MCLK) should be synchronized with LRCK but the phase is not critical. The MCLK is used to operate the digital interpolation filter and the delta-sigma modulator. There are two methods to set MCLK frequency. In Manual Setting Mode (ACKS = "0": Register 00H), the sampling speed is set by DFS0/1 (Table 1). The frequency of MCLK at each sampling speed is set automatically. (Table 2~4). In Auto Setting Mode (ACKS = "1": Default), as MCLK frequency is detected automatically (Table 5), and the internal master clock becomes the appropriate frequency (Table 6), it is not necessary to set DFS0/1.

All external clocks (MCLK, BICK and LRCK) should always be present whenever the AK4355 is in the normal operation mode (PDN="H"). If these clocks are not provided, the AK4355 may draw excess current may fall into unpredictable operation. This is because the device utilizes dynamic refreshed logic internally. The AK4355 should be reset by PDN="L" after these clocks are provided. If the external clocks are not present, the AK4355 should be in the power-down mode (PDN="L"). After exiting reset at power-up etc., the AK4355 is in the power-down mode until MCLK and LRCK are input.

DFS1	DFS0	Sampling Rate (fs)		Default
0	0	Normal Speed Mode	8kHz~48kHz	
0	1	Double Speed Mode	60kHz~96kHz	
1	0	Quad Speed Mode	120kHz~192kHz	

Table 1. Sampling Speed (Manual Setting Mode)

LRCK	MCLK				BICK
	fs	256fs	384fs	512fs	
32.0kHz	8.1920MHz	12.2880MHz	16.3840MHz	24.5760MHz	2.0480MHz
44.1kHz	11.2896MHz	16.9344MHz	22.5792MHz	33.8688MHz	2.8224MHz
48.0kHz	12.2880MHz	18.4320MHz	24.5760MHz	36.8640MHz	3.0720MHz

Table 2. System Clock Example (Normal Speed Mode @Manual Setting Mode)

LRCK	MCLK				BICK
	fs	128fs	192fs	256fs	
88.2kHz	11.2896MHz	16.9344MHz	22.5792MHz	33.8688MHz	5.6448MHz
96.0kHz	12.2880MHz	18.4320MHz	24.5760MHz	36.8640MHz	6.1440MHz

Table 3. System Clock Example (Double Speed Mode @Manual Setting Mode)

LRCK	MCLK		BICK
	fs	128fs	
176.4kHz	22.5792MHz	33.8688MHz	11.2896MHz
192.0kHz	24.5760MHz	36.8640MHz	12.2880MHz

Table 4. System Clock Example (Quad Speed Mode @Manual Setting Mode)

MCLK		Sampling Speed
512fs	768fs	Normal
256fs	384fs	Double
128fs	192fs	Quad

Table 5. Sampling Speed (Auto Setting Mode)

LRCK	MCLK (MHz)						Sampling Speed	
	fs	128fs	192fs	256fs	384fs	512fs		768fs
32.0kHz	-	-	-	-	-	16.3840	24.5760	Normal
44.1kHz	-	-	-	-	-	22.5792	33.8688	
48.0kHz	-	-	-	-	-	24.5760	36.8640	
88.2kHz	-	-	22.5792	33.8688	-	-	-	
96.0kHz	-	-	24.5760	36.8640	-	-	-	Double
176.4kHz	22.5792	33.8688	-	-	-	-	-	Quad
192.0kHz	24.5760	36.8640	-	-	-	-	-	

Table 6. System Clock Example (Auto Setting Mode)

■ Audio Serial Interface Format

Data is shifted in via these SDTI1, SDTI2, and SDTI3 pins using BICK and LRCK inputs. The DIF0-2 as shown in Table 7 can select five serial data modes. In all modes the serial data is MSB-first, 2's complement format and is latched on the rising edge of BICK. Mode 2 can be used for 16/20 MSB justified formats by zeroing the unused LSBs.

Mode	DIF2	DIF1	DIF0	SDTI Format	BICK	Figure
0	0	0	0	16bit LSB Justified	≥32fs	Figure 1
1	0	0	1	20bit LSB Justified	≥40fs	Figure 2
2	0	1	0	24bit MSB Justified	≥48fs	Figure 3
3	0	1	1	24bit I ² S Compatible	≥48fs	Figure 4
4	1	0	0	24bit LSB Justified	≥48fs	Figure 2

Default

Table 7. Audio Data Formats




Figure 1. Mode 0 Timing




Figure 2. Mode 1,4 Timing




Figure 3. Mode 2 Timing




Figure 4. Mode 3 Timing

■ De-emphasis Filter

A digital de-emphasis filter is available for 32, 44.1 or 48kHz sampling rates ($t_c = 50/15\mu s$) and is enabled or disabled with DEM0 and DEM1. In case of double speed and quad speed mode, the digital de-emphasis filter is always off.

DEM1	DEM0	Mode
0	0	44.1kHz
0	1	OFF
1	0	48kHz
1	1	32kHz

Default

Table 8. De-emphasis Filter Control (Normal Speed Mode)

■ Output Volume

The AK4355 includes channel independent digital output volumes (ATT) with 256 levels including MUTE and 0.5dB step. These volumes are in front of the DAC and can attenuate the input data from 0dB to -127dB and mute. Transition time is set by AST1-0 bits (Table 10). In Mode 0 and Mode 1, when changing levels, transitions are executed via soft changes; thus no switching noise occurs during these transitions.

ATT7-0	Attenuation Level
FFH	0dB
FEH	-0.5dB
FDH	-1.0dB
:	:
02H	-126.5dB
01H	-127.0dB
00H	MUTE (∞)

Default

Table 9. Attenuation Level of Output Volume

Mode	ATS1	ATS0	ATT speed
0	0	0	7424/fs
1	0	1	1061/fs
2	1	0	256/fs
3	1	1	Reserved

Default

Table 10. Transition time of output volume


In case of Mode 0, it takes $7424/fs$ ($168ms@fs=44.1k$) to transit from FFH(0dB) to 00H(MUTE). In case of Mode 1, it takes $1061/fs$ ($24ms@fs=44.1k$) to transit from FFH(0dB) to 00H(MUTE). In case Mode 2 and 3, it takes $256/fs$ ($6ms@fs=44.1k$) to transit from FFH(0dB) to 00H(MUTE). If PDN pin goes to "L", ATT 7-0 registers are initialized to FFH. ATT 7-0 registers go to FFH when RSTN bit is set to "0". When RSTN bit returns to "1", ATT 7-0 registers go to the set value. Digital output volume function is independent of soft mute function.

■ Zero Detection

When the input data at all channel is continuously zeros for 8192 LRCK cycles, DZF pin goes to “H”. DZF pin immediately goes to “L” if input data of each channel is not zero after going DZF “H”. If RSTN bit is “0”, DZF pin goes to “H”. DZF pin goes to “L” at 4~5LRCK if input data of each channel is not zero after RSTN bit returns to “1”. Zero detect function can be disabled by DZFE bit. In this case, DZF pins of both channels are always “L”. DZFB bit can invert the polarity of DZF pin. When one of PW1-3 bit is set to “0”, the input data of DAC which the PW bit is set to “0” should be zero in order to enable zero detection of the other channels. When all PW1-3 bits are set to “0”, DZF pin fixes “L”.

■ Soft Mute Operation

Soft mute operation is performed at digital domain. When the SMUTE bit goes to “1”, the output signal is attenuated by $-\infty$ during 1024 LRCK cycles. When the SMUTE bit is returned to “0”, the mute is cancelled and the output attenuation gradually changes to 0dB during 1024 LRCK cycles. If the soft mute is cancelled within 1024 LRCK cycles after starting the operation, the attenuation is discontinued and returned to 0dB. The soft mute is effective for changing the signal source without stopping the signal transmission.



Notes:

- (1) The output signal is attenuated by $-\infty$ during 1024 LRCK cycles (1024/fs).
- (2) The analog output corresponding to the digital input has a group delay, GD.
- (3) If the soft mute is cancelled within 1024 LRCK cycles, the attenuation is discontinued and returned to 0dB.
- (4) When the input data at each channel is continuously zeros for 8192 LRCK cycles, DZF pin of each channel goes to “H”. DZF pin immediately goes to “L” if input data are not zero after going DZF “H”.

Figure 5. Soft Mute and Zero Detection


■ System Reset

The AK4355 should be reset once by bringing PDN="L" upon power-up. The AK4355 is powered up and the internal timing starts clocking by LRCK "↑" after exiting reset and power down state by MCLK. The AK4355 is in the power-down mode until MCLK and LRCK are input.

■ Power-down

The AK4355 is placed in the power-down mode by bringing PDN pin "L" and the analog outputs are floating (Hi-Z). Figure 6 shows an example of the system timing at the power-down and power-up.

Each DAC can be powered down by each power-down bit (PW1-3) "0". In this case, the internal register values are not initialized and the analog output is Hi-Z. Because some click noise occurs, the analog output should be muted externally if the click noise influences system application.




Notes:

- (1) The analog output corresponding to digital input has the group delay (GD).
- (2) Analog outputs are floating (Hi-Z) at the power-down mode.
- (3) Click noise occurs at the edge of PDN signal. This noise is output even if "0" data is input.
- (4) The external clocks (MCLK, BICK and LRCK) can be stopped in the power-down mode (PDN = "L").
- (5) Please mute the analog output externally if the click noise (3) influences system application. The timing example is shown in this figure.
- (6) DZF pins are "L" in the power-down mode (PDN = "L").

Figure 6. Power-down/up Sequence Example

■ Reset Function

When $RSTN=0$, DAC is powered down but the internal register values are not initialized. The analog outputs go to $AVDD/2$ voltage and DZF pin goes to "H". Figure 7 shows the example of reset by RSTN bit.



Notes:

- (1) The analog output corresponding to digital input has the group delay (GD).
- (2) Analog outputs go to $AVDD/2$
- (3) Click noise occurs at the edges ("↑↓") of the internal timing of RSTN bit. This noise is output even if "0" data is input.
- (4) The external clocks (MCLK, BICK and LRCK) can be stopped in the reset mode ($RSTN = "L"$).
- (5) DZF pins go to "H" when the RSTN bit becomes "0", and go to "L" at $2/fs$ after RSTN bit becomes "1".
- (6) There is a delay, $3\sim 4/fs$ from RSTN bit "0" to the internal RSTN bit "0", and $2\sim 3/fs$ from RSTN bit "1" to the internal RSTN "1".

Figure 7. Reset Sequence Example

■ Mode Control Interface

Internal registers may be written by 3-wire μ P interface pins, CSN, CCLK and CDTI. The data on this interface consists of Chip Address (2bits, C1/0; fixed to “11”), Read/Write (1bit; fixed to “1”, Write only), Register Address (MSB first, 5bits) and Control Data (MSB first, 8bits). The AK4355 latches the data on the rising edge of CCLK, so data should be clocked in on the falling edge. The writing of data becomes valid by CSN “ \uparrow ”. The clock speed of CCLK is 5MHz (max).

PDN = “L” resets the registers to their default values. The internal timing circuit is reset by RSTN bit, but the registers are not initialized.




Figure 8. Control I/F Timing

*AK4355 does not support the read command and chip address. C1/0 and R/W are fixed to “11”

*When the AK4355 is in the power down mode (PDN = “L”) or the MCLK is not provided, writing into the control register is inhibited.

■ Register Map

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
00H	Control 1	ACKS	SLOW	0	DZFE	DIF2	DIF1	DIF0	RSTN
01H	Control 2	0	0	0	0	0	0	SMUTE	RSTN
02H	Speed & Power Down Control	0	0	DFS1	DFS0	PW3	PW2	PW1	RSTN
03H	De-emphasis Control	0	0	0	0	0	0	DEM1	DEM0
04H	LOUT1 ATT Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
05H	ROUT1 ATT Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
06H	LOUT2 ATT Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
07H	ROUT2 ATT Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
08H	LOUT3 ATT Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
09H	ROUT3 ATT Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
0AH	Control 3	0	0	0	0	0	DZFB	ATS1	ATS0

Notes:

For addresses from 0BH to 1FH, data must not be written.

When PDN pin goes “L”, the registers are initialized to their default values.

When RSTN bit goes to “0”, the internal timing is reset, DZF pin go to “H” but registers are not initialized to their default values.

■ Register Definitions

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
00H	Control 1	ACKS	SLOW	0	DZFE	DIF2	DIF1	DIF0	RSTN
	Default	1	0	0	1	0	1	0	1

RSTN: Internal timing reset

0: Reset. DZF pin goes to “H” and registers are not initialized.

1: Normal operation

When MCLK frequency or DFS changes, the AK4355 should be reset by PDN pin or RSTN bit.

DIF2-0: Audio data interface modes (See Table 7)

Initial: “010”, Mode 2

DZFE: Data Zero Detect Enable

0: Disable

1: Enable

Zero detect function can be disabled by DZFE bit.

SLOW: Slow roll-off response enable

0: Disable

1: Enable

ACKS: Master Clock Frequency Auto Setting Mode Enable

0: Disable, Manual Setting Mode

1: Enable, Auto Setting Mode

Master clock frequency is detected automatically at ACKS bit “1”. In this case, the setting of DFS1-0 are ignored. When this bit is “0”, DFS1-0 set the sampling speed mode.

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
01H	Control 2	0	0	0	0	0	0	SMUTE	RSTN
	Default	0	0	0	0	0	0	0	1

RSTN: Internal timing reset

0: Reset. DZF pin goes to “H” and registers are not initialized.

1: Normal operation

When MCLK frequency or DFS changes, the AK4355 should be reset by PDN pin or RSTN bit.

SMUTE: Soft Mute Enable

0: Normal operation

1: All DAC outputs soft -muted

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
02H	Speed & Power Down Control	0	0	DFS1	DFS0	PW3	PW2	PW1	RSTN
Default		0	0	0	0	1	1	1	1

RSTN: Internal timing reset

0: Reset. DZF pin goes to "H" and registers are not initialized.

1: Normal operation

When MCLK frequency or DFS changes, the AK4355 should be reset by PDN pin or RSTN bit.

PW3-1: Power-down control (0: Power-down, 1: Power-up)

PW1: Power down control of DAC1

PW2: Power down control of DAC2

PW3: Power down control of DAC3

All sections are powered-down by PW1=PW2=PW3=0.

DFS1-0: Sampling speed control (See Table 1)

00: Normal speed

01: Double speed

10: 4 times speed

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
03H	De-emphasis Control	0	0	0	0	0	0	DEM1	DEM0
Default		0	0	0	0	0	0	0	1

DEM1-0: De-emphasis response control for DAC1/2/3 data on SDTI1/2/3/ (See Table 8)

Initial: "01", OFF

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
04H	LOUT1 ATT Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
05H	ROUT1 ATT Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
06H	LOUT2 ATT Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
07H	ROUT2 ATT Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
08H	LOUT3 ATT Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
09H	ROUT3 ATT Control	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
Default		1	1	1	1	1	1	1	1

ATT7-0: Attenuation Level

256 levels, 0.5dB step (See Table 9)

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
0AH	Control 3	0	0	0	0	0	DZFB	ATS1	ATS0
Default		0	0	0	0	0	0	0	0

ATS1-0: DATT Speed Setting (See Table 10)

Initial: "00", mode 0

DZFB: Inverting Enable of DZF

0: DZF goes "H" at Zero Detection

1: DZF goes "L" at Zero Detection

SYSTEM DESIGN

Figure 9 shows the system connection diagram. An evaluation board (AKD4355) is available in order to allow an easy study on the layout of a surrounding circuit.




Figure 9. Typical Connection Diagram

Notes:

- LRCK = fs, BICK = 64fs.
- When AOUT drives some capacitive load, some resistor should be added in series between AOUT and capacitive load.
- All input pins should not be left floating.




Figure10. Ground Layout

Note: AVSS and DVSS must be connected to the same analog ground plane.

1. Grounding and Power Supply Decoupling

The AK4355 requires careful attention to power supply and grounding arrangements. AVDD and DVDD are usually supplied from analog supply in system. Alternatively if AVDD and DVDD are supplied separately, the power up sequence is not critical. **AVSS and DVSS of the AK4355 must be connected to analog ground plane.** System analog ground and digital ground should be connected together near to where the supplies are brought onto the printed circuit board. Decoupling capacitors should be near to the AK4355 as possible, with the small value ceramic capacitors being the nearest.

2. Voltage Reference Inputs

VREF sets the analog output range. VREF pin is normally connected to AVDD with a 0.1µF ceramic capacitor. All signals, especially clocks, should be kept away from the VREF pin in order to avoid unwanted coupling into the AK4355

3. Analog Outputs

The analog outputs are full-differential outputs and 0.64 x VREFH Vpp (typ) centered around the internal common voltage (about AVDD/2). The differential outputs are summed externally, $V_{AOUT} = (AOUT+) - (AOUT-)$ between AOUT+ and AOUT-. If the summing gain is 1, the output range is 6.4Vpp (typ @ VREFH=5V). The bias voltage of the external summing circuit is supplied externally. The input data format is 2's complement. The output voltage (V_{AOUT}) is a positive full scale for 7FFFFFFF (@24bit) and a negative full scale for 800000H (@24bit). The ideal V_{AOUT} is 0V for 000000H (@24bit).

The internal switched-capacitor filter and external low pass filter attenuate the noise generated by the delta-sigma modulator beyond the audio passband. DC offset on AOUT+/- is eliminated without AC coupling since the analog outputs are differential. Figure 11 and 12 show the example of external op-amp circuit summing the differential outputs.




Figure 11 External 2nd order LPF Circuit Example (using op-amp with single power supply)





Figure 12 External 2nd order LPF Circuit Example (using op-amp with dual power supplies)

MARKING



XXXXBYYYYC date code identifier

XXXB: Lot number (X : Digit number, B : Alpha character)

YYYYC: Assembly date (Y : Digit number, C : Alpha character)

IMPORTANT NOTICE

- These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current status.
- AKM assumes no liability for infringement of any patent, intellectual property, or other right in the application or use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components in any safety, life support, or other hazard related device or system, and AKM assumes no responsibility relating to any such use, except with the express written consent of the Representative Director of AKM. As used here:
 - (a) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
 - (b) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
- It is the responsibility of the buyer or distributor of an AKM product who distributes, disposes of, or otherwise places the product with a third party to notify that party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.