## FEATURES

## Bidirectional $I^{2} C$ communication

Open-drain interfaces
Suitable for hot swap applications
30 mA current sink capability
1000 kHz operation

### 3.0 V to 5.5 V supply/logic levels

16-lead SOIC wide body package version (RW-16)
16-lead SOIC wide body enhanced creepage version (RI-16-1)
High temperature operation: $105^{\circ} \mathrm{C}$
Safety and regulatory approvals
UL recognition: 5000 V rms for 1 minute per UL 1577
CSA Component Acceptance Notice \#5A (RI-16-1 package)
IEC 60601-1: 250 V rms (reinforced)
IEC 60950-1: 400 V rms (reinforced)
VDE certificate of conformity
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
$V_{\text {IORM }}=849$ V peak

## APPLICATIONS

Isolated $I^{2} C$, SMBus, or PMBus interfaces
Multilevel $I^{2} C$ interfaces
Power supplies

## Networking

## GENERAL DESCRIPTION

The ADuM2250/ADuM2251 ${ }^{1}$ are hot swappable digital isolators with nonlatching, bidirectional communication channels that are compatible with $\mathrm{I}^{2} \mathrm{C}$ interfaces. This eliminates the need for splitting $\mathrm{I}^{2} \mathrm{C}$ signals into separate transmit and receive signals for use with standalone optocouplers.

The ADuM2250 provides two bidirectional channels, supporting a complete isolated $\mathrm{I}^{2} \mathrm{C}$ interface. The ADuM2251 provides one bidirectional channel and one unidirectional channel for those applications where a bidirectional clock is not required.

The ADuM2250/ADuM2251 contain hot swap circuitry to prevent data glitches when an unpowered card is inserted onto an active bus.

These isolators are based on $i$ Coupler ${ }^{\bullet}$ chip scale transformer technology from Analog Devices, Inc. $i$ Coupler is a magnetic isolation technology with performance, size, power consumption, and functional advantages compared to optocouplers. The ADuM2250/ADuM2251 integrate $i$ Coupler channels with semiconductor circuitry to enable a complete, isolated $\mathrm{I}^{2} \mathrm{C}$ interface in a small form factor package.

## FUNCTIONAL BLOCK DIAGRAMS



Figure 1. ADuM2250 Functional Block Diagram


Figure 2. ADuM2251 Functional Block Diagram
${ }^{1}$ Protected by U.S. Patents 5,952,849; 6,873,065; and 7,075,329; other patents pending.

## Rev. $B$

## TABLE OF CONTENTS

Features .....  1
Applications .....  1
General Description ..... 1
Functional Block Diagrams. ..... 1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics ..... 3
Package Characteristics ..... 5
Regulatory Information ..... 5
Insulation and Safety-Related Specifications ..... 5
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
Insulation Characteristics .....  6
REVISION HISTORY
3/13-Rev. A to Rev. B
Created Hyperlink for Safety and Regulatory Approvals
Entry in Features Section ..... 1
Changes to Features Section ..... 1
Changes to Table 4 ..... 5
Changes to DIN V VDE V 0884-10
(VDE V 0884-10):2006-12 Section and Table 6 ..... 6
Reformatted Table 8 ..... 7
Changes to Figure 4, Table 9, and Table 10 ..... 8
Moved Test Conditions Section ..... 9
Changes to Functional Description Section ..... 10
Changes to Captions of Figure 8 and Figure 9 ..... 11
Recommended Operating Conditions .....  6
Absolute Maximum Ratings .....  7
ESD Caution .....  7
Pin Configuration and Function Descriptions .....  8
Test Conditions .....  9
Applications Information ..... 10
Functional Description ..... 10
Startup ..... 11
Magnetic Field Immunity. ..... 11
Outline Dimensions ..... 13
Ordering Guide ..... 13
9/11-Rev. 0 to Rev. A
Added 16-Lead SOIC ..... Universal
Changes to Features Section and Endnote 1 .....  1
Changes to Table 4 and Table 5 .....  .6
Changes to Endnote 1 in Table 7 ..... 7
Changes to Functional Description Section and Figure 7 ..... 10
Updated Outline Dimensions ..... 13
Changes to Ordering Guide ..... 13
4/07-Revision 0: Initial Version

ADuM2250/ADuM2251

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS

## DC Specifications

All voltages are relative to their respective grounds. All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V}$, unless otherwise noted.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM2250 <br> Input Supply Current, Side 1, 5 V <br> Input Supply Current, Side 2, 5 V <br> Input Supply Current, Side 1,3.3 V <br> Input Supply Current, Side 2, 3.3 V | IDD1 <br> lod <br> lod <br> IDD2 |  | $\begin{aligned} & 2.8 \\ & 2.7 \\ & 1.9 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 3.0 \\ & 3.0 \end{aligned}$ | mA <br> mA <br> mA <br> mA | $\begin{aligned} & \mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD} 2}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD} 1}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD} 2}=3.3 \mathrm{~V} \end{aligned}$ |
| ADuM2251 <br> Input Supply Current, Side 1, 5 V <br> Input Supply Current, Side 2, 5 V <br> Input Supply Current, Side 1, 3.3 V <br> Input Supply Current, Side 2, 3.3 V | IDD1 IDD2 <br> lod lod |  | $\begin{aligned} & 2.8 \\ & 2.5 \\ & 1.8 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 4.7 \\ & 3.0 \\ & 2.8 \end{aligned}$ | mA <br> mA <br> mA <br> mA | $\begin{aligned} & \mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD} 2}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD} 1}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD} 2}=3.3 \mathrm{~V} \end{aligned}$ |
| LEAKAGE CURRENTS | $l_{\text {ISDA1 }}$, ISDA2, IISCL1, IISCL2 |  | 0.01 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SDA} 1}=\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{SDA} 2}=\mathrm{V}_{\mathrm{DD} 2,}, \\ & \mathrm{~V}_{\mathrm{SCL1}}=\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{SCL} 22}=\mathrm{V}_{\mathrm{DD} 2} \end{aligned}$ |
| SIDE 1 LOGIC LEVELS <br> Logic Input Threshold ${ }^{1}$ Logic Low Output Voltage <br> Input/Output Logic Low Level Difference ${ }^{2}$ | $V_{\text {SDAILI }} \mathrm{V}_{\text {SCLIIL }}$ <br> $V_{\text {sDa }}$ IOL, $\mathrm{V}_{\text {sCliol }}$ <br> $\Delta \mathrm{V}_{\text {SDA } 1}, \Delta \mathrm{~V}_{\text {SCL }}$ | $\begin{aligned} & 500 \\ & 600 \\ & 600 \\ & 50 \end{aligned}$ |  | $\begin{aligned} & 700 \\ & 900 \\ & 850 \end{aligned}$ | mV <br> mV <br> mV <br> mV | $\begin{aligned} & I_{S D A 1}=I_{S C C 1}=3.0 \mathrm{~mA} \\ & I_{S D A 1}=I_{S C L 1}=0.5 \mathrm{~mA} \end{aligned}$ |
| SIDE 2 LOGIC LEVELS <br> Logic Low Input Voltage Logic High Input Voltage Logic Low Output Voltage | $\mathrm{V}_{\text {SDA2LL, }}, \mathrm{V}_{\text {SCLIIII }}$ <br> $\mathrm{V}_{\text {SDAZIIH, }}, \mathrm{V}_{\text {SCLIIH }}$ <br> $\mathrm{V}_{\text {SDAO2OL }} \mathrm{V}_{\text {SCLI2OL }}$ | $0.7 \times \mathrm{V}_{\mathrm{DD} 2}$ |  | $\begin{aligned} & 0.3 \times V_{\mathrm{DD} 2} \\ & 400 \end{aligned}$ | V <br> V <br> mV | $\mathrm{ISDA} 2=\mathrm{Iscci2}=30 \mathrm{~mA}$ |

${ }^{1} \mathrm{~V}_{\mathrm{IL}}<0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}>0.7 \mathrm{~V}$.
${ }^{2} \Delta V_{S 1}=V_{S 10 L}-V_{S 1 L L}$. This is the minimum difference between the output logic low level and the input logic low threshold within a given component. This ensures that there is no possibility of the part latching up the bus to which it is connected.

## ADuM2250/ADuM2251

## AC Specifications

All voltages are relative to their respective grounds. All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V}$, unless otherwise noted. See Figure 5 for a timing test diagram.

Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAXIMUM FREQUENCY |  | 1000 |  |  | kHz |  |
| OUTPUT FALL TIME <br> 5 V Operation <br> Side 1 Output ( $0.9 \mathrm{~V}_{\mathrm{DD} 1}$ to 0.9 V ) <br> Side 2 Output ( $0.9 \mathrm{~V}_{\mathrm{DD} 2}$ to $0.1 \mathrm{~V}_{\mathrm{DD} 2}$ ) <br> 3 V Operation <br> Side 1 Output ( $0.9 \mathrm{~V}_{\mathrm{DD} 1}$ to 0.9 V ) <br> Side 2 Output ( $0.9 \mathrm{~V}_{\mathrm{DD} 2}$ to $0.1 \mathrm{~V}_{\mathrm{DD} 2}$ ) | $\mathrm{t}_{\mathrm{f} 1}$ $\mathrm{t}_{\mathrm{f} 2}$ <br> $\mathrm{t}_{\mathrm{f} 1}$ <br> $\mathrm{t}_{\mathrm{f} 2}$ | $\begin{aligned} & 13 \\ & 32 \\ & \\ & 13 \\ & 32 \end{aligned}$ | $\begin{aligned} & 26 \\ & 52 \\ & \\ & 32 \\ & 61 \end{aligned}$ | $\begin{aligned} & 120 \\ & 120 \\ & 120 \\ & 120 \end{aligned}$ | ns <br> ns <br> ns | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L} 1}=40 \mathrm{pF}$, $R_{1}=1.6 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L} 2}=400 \mathrm{pF}, \mathrm{R}_{2}=180 \Omega$ $\begin{aligned} & 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}, \mathrm{C}_{\mathrm{L} 1}=40 \mathrm{pF}, \\ & \mathrm{R}_{1}=1.0 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L} 2}=400 \mathrm{pF}, \mathrm{R}_{2}=120 \Omega \end{aligned}$ |
| PROPAGATION DELAY <br> 5 V Operation <br> Side 1 to Side 2, Rising Edge ${ }^{1}$ <br> Side 1 to Side 2, Falling Edge ${ }^{2}$ <br> Side 2 to Side 1, Rising Edge ${ }^{3}$ <br> Side 2 to Side 1, Falling Edge ${ }^{4}$ <br> 3 V Operation <br> Side 1 to Side 2, Rising Edge ${ }^{1}$ <br> Side 1 to Side 2, Falling Edge ${ }^{2}$ <br> Side 2 to Side 1, Rising Edge ${ }^{3}$ <br> Side 2 to Side 1, Falling Edge ${ }^{4}$ | $\mathrm{t}_{\text {PLH12 }}$ <br> $\mathrm{t}_{\text {PHL12 }}$ <br> tpLH21 <br> tpHL21 <br> tpLH12 <br> $\mathrm{t}_{\text {PHL12 }}$ <br> tpLH21 <br> $\mathrm{t}_{\mathrm{PH} L 21}$ |  | $\begin{aligned} & 95 \\ & 162 \\ & 31 \\ & 85 \\ & \\ & 82 \\ & 82 \\ & 196 \\ & 32 \\ & 110 \end{aligned}$ | $\begin{aligned} & 130 \\ & 275 \\ & 70 \\ & 155 \\ & \\ & 125 \\ & 340 \\ & 75 \\ & 210 \\ & \hline \end{aligned}$ | ns ns ns ns | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 11}, \mathrm{~V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=0 \mathrm{pF}, \\ & \mathrm{R}_{1}=1.6 \mathrm{k} \Omega, \mathrm{R}_{2}=180 \Omega \\ & \\ & 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=0 \mathrm{pF}, \\ & \mathrm{R}_{1}=1.0 \mathrm{k} \Omega, \mathrm{R}_{2}=120 \Omega \end{aligned}$ |
| PULSE WIDTH DISTORTION <br> 5 V Operation <br> Side 1 to Side 2, \|tpLH12 - tphll $12 \mid$ <br> Side 2 to Side 1, $\left\|\mathrm{t}_{\text {PLH21 }}-\mathrm{t}_{\text {PHLL2 }}\right\|$ <br> 3 V Operation <br> Side 1 to Side 2, \|tpLH12 - tphli2 $\mid$ <br> Side 2 to Side 1, $\left\|t_{\text {pLH2 }}-t_{\text {tHLL21 }}\right\|$ | PWD ${ }_{12}$ $\mathrm{PWD}_{21}$ <br> PWD $_{12}$ PWD $_{21}$ |  | $\begin{aligned} & 67 \\ & 54 \\ & \\ & 114 \\ & 77 \end{aligned}$ | $145$ <br> 85 <br> 215 $135$ | ns <br> ns ns | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 11}, \mathrm{~V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=0 \mathrm{pF}, \\ & \mathrm{R}_{1}=1.6 \mathrm{k} \Omega, \mathrm{R}_{2}=180 \Omega \\ & \\ & 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=0 \mathrm{pF}, \\ & \mathrm{R}_{1}=1.0 \mathrm{k} \Omega, \mathrm{R}_{2}=120 \Omega \end{aligned}$ |
| COMMON-MODE TRANSIENT IMMUNITY ${ }^{5}$ | \|CM ${ }_{\text {H }}$, \|CML ${ }^{\text {\| }}$ | 25 | 35 |  | kV/ $\mu \mathrm{s}$ |  |

${ }^{1} t_{\text {PLH12 }}$ propagation delay is measured from the Side 1 input logic threshold to an output value of $0.7 \mathrm{~V}_{\mathrm{DD} 2}$.
${ }^{2} t_{\text {PHL12 }}$ propagation delay is measured from the Side 1 input logic threshold to an output value of 0.4 V .
${ }^{3}$ tpLH21 $^{2}$ propagation delay is measured from the Side 2 input logic threshold to an output value of 0.7 V DD1.
${ }^{4} \mathrm{t}_{\text {PHL21 }}$ propagation delay is measured from the Side 2 input logic threshold to an output value of 0.9 V .
${ }^{5} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. $\mathrm{CM}_{\mathrm{L}}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

## PACKAGE CHARACTERISTICS

Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resistance (Input to Output) ${ }^{1}$ | R-O |  | $10^{12}$ |  | $\Omega$ |  |
| Capacitance (Input to Output) ${ }^{1}$ | $\mathrm{Cl}_{1-\mathrm{O}}$ |  | 2.2 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance | $\mathrm{Cl}_{1}$ |  | 4.0 |  | pF |  |
| IC Junction-to-Ambient Thermal Resistance | $\theta_{\text {JA }}$ |  | 45 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located at center of package underside |

${ }^{1}$ The device is considered a 2-terminal device; Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

## REGULATORY INFORMATION

The ADuM2250/ADuM2251 are approved by the organizations listed in Table 4.
Table 4.

| UL | CSA | VDE |
| :---: | :---: | :---: |
| Recognized under UL 1577 component recognition program ${ }^{1}$ | Approved under CSA Component Acceptance Notice \#5A | Certified according to DIN VVDEV 0884-10 (VDE V 0884-10):2006-12 ${ }^{2}$ |
| Single protection, 5000 V rms isolation voltage | Basic insulation per CSA 60950-1-07 and IEC 60950-1, 600 V rms ( 849 V peak) maximum working voltage <br> RW-16 package: <br> Reinforced insulation per CSA 60950-1-07 and IEC 60950-1, 380 V rms ( 537 V peak) maximum working voltage Reinforced insulation per IEC 60601-1, 125 V rms ( 176 V peak) maximum working voltage <br> RI-16-1 package: <br> Reinforced insulation per CSA 60950-1-07 and IEC 60950-1, 400 V rms ( 565 V peak) maximum working voltage Reinforced insulation per IEC 60601-1, 250 V rms ( 353 V peak) maximum working voltage | Reinforced insulation, 849 V peak |
| File E214100 | File 205078 | File 2471900-4880-0001 |

${ }^{1}$ In accordance with UL 1577 , each ADuM2250/ADuM2251 is proof tested by applying an insulation test voltage $\geq 6000 \mathrm{~V}$ rms for 1 sec (current leakage detection limit $=10 \mu \mathrm{~A}$ ).
${ }^{2}$ In accordance with DIN V VDE V 0884-10 (VDE V 0884-10):2006-12, each ADuM2250/ADuM2251 is proof tested by applying an insulation test voltage $\geq 1590$ V peak for 1 sec (partial discharge detection limit $=5 \mathrm{pC}$ ). The asterisk ${ }^{*}$ ) marking branded on the component designates DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 approval.

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 5.
\(\left.$$
\begin{array}{l|l|l|l|l}\hline \text { Parameter } & \text { Symbol } & \text { Value } & \text { Unit } & \text { Test Conditions/Comments } \\
\hline \text { Rated Dielectric Insulation Voltage } & & 5000 & \text { V rms } & \text { 1-minute duration } \\
\text { Minimum External Air Gap (Clearance) } & \text { L(I01) } & 8.0 \mathrm{~min} & \mathrm{~mm} & \begin{array}{l}\text { Distance measured from input terminals to output } \\
\text { terminals, shortest distance through air along the }\end{array}
$$ <br>

\& \& \& \& PCB mounting plane, as an aid to PC board layout\end{array}\right]\)| Measured from input terminals to output |
| :--- |
| Minimum External Tracking (Creepage) |
|  |
| RW-16 Package |

## DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 INSULATION CHARACTERISTICS

These isolators are suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk ${ }^{(*)}$ marking branded on the component designates DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 approval for an 849 V peak working voltage.

Table 6.

| Description | Test Conditions/Comments | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 |  |  |  |  |
| For Rated Mains Voltage $\leq 300 \mathrm{~V} \mathrm{rms}$ |  |  | I to IV |  |
| For Rated Mains Voltage $\leq 450 \mathrm{~V}$ rms |  |  | I to II |  |
| For Rated Mains Voltage $\leq 600 \mathrm{~V}$ rms |  |  | I to II |  |
| Climatic Classification |  |  | 40/105/21 |  |
| Pollution Degree per DIN VDE 0110, Table 1 |  |  | 2 |  |
| Maximum Working Insulation Voltage |  | Viorm | 849 | $\checkmark$ peak |
| Input-to-Output Test Voltage, Method b1 | $V_{\text {IORM }} \times 1.875=V_{\text {PR, }}, 100 \%$ production test, $t_{m}=1 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $V_{\text {PR }}$ | 1592 | $V$ peak |
| Input-to-Output Test Voltage, Method a |  | $V_{P R}$ |  |  |
| After Environmental Tests Subgroup 1 | $\mathrm{V}_{\text {IORM }} \times 1.6=\mathrm{V}_{\text {PR, }}, \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ |  | 1358 | $\checkmark$ peak |
| After Input and/or Safety Tests Subgroup 2 and Subgroup 3 | $\mathrm{V}_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {PR, }}, \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ |  | 1018 | $\checkmark$ peak |
| Highest Allowable Overvoltage | Transient overvoltage, $\mathrm{t}_{\text {TR }}=10 \mathrm{sec}$ | $V_{\text {TR }}$ | 6000 | $\checkmark$ peak |
| Safety-Limiting Values | Maximum value allowed in the event of a failure (see Figure 3) |  |  |  |
| Case Temperature |  | Ts | 150 | ${ }^{\circ} \mathrm{C}$ |
| Supply Current | $\mathrm{I}_{\mathrm{DD} 1}+\mathrm{I}_{\text {DD2 }}$ | Is | 555 | mA |
| Insulation Resistance at $\mathrm{T}_{\mathrm{s}}$ | $\mathrm{V}_{10}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |

## Thermal Derating Curve



Figure 3. Thermal Derating Curve, Dependence of Safety-Limiting Values on Case Temperature, per DIN V VDE V 0884-10

## RECOMMENDED OPERATING CONDITIONS

Table 7.

| Parameter | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Operating Temperature | $\mathrm{T}_{\text {A }}$ | -40 | +105 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages ${ }^{1}$ | $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ | 3.0 | 5.5 | V |
| Input/Output Signal Voltage | $\mathrm{V}_{\text {SDA } 1}, \mathrm{~V}_{\text {SCL1, }}$, $\mathrm{V}_{\mathrm{SDA} 2}, \mathrm{~V}_{\mathrm{SCLL}}$ |  | 5.5 | V |
| Capacitive Load |  |  |  |  |
| Side 1 | $\mathrm{C}_{\mathrm{L} 1}$ |  | 40 | pF |
| Side 2 | $\mathrm{CL}_{\mathrm{L} 2}$ |  | 400 | pF |
| Static Output Loading |  |  |  |  |
| Side 1 | $\mathrm{ISDAT}^{1} \mathrm{ISCL1}$ | 0.5 | 3 | mA |
| Side 2 | $\mathrm{ISDA2},^{\text {I SCL2 }}$ | 0.5 | 30 | mA |

[^0]
## ADuM2250/ADuM2251

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 8.

| Parameter | Rating |
| :---: | :---: |
| Storage Temperature ( $\mathrm{T}_{\text {st }}$ ) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Supply Voltages ( $\left.\mathrm{V} D 11^{1} \mathrm{~V}_{\mathrm{DD} 2}\right)^{1}$ | -0.5 V to +7.0 V |
| Input/Output Voltage |  |
| Side $1\left(\mathrm{~V}_{\text {SDA } 1}, \mathrm{~V}_{\text {SCLI }}\right)^{1}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD} 1}+0.5 \mathrm{~V}$ |
| Side $2\left(\mathrm{~V}_{\text {SDA } 2, ~} \mathrm{~V}_{\text {SCL2 } 2)^{1}}\right.$ | -0.5 V to $\mathrm{V}_{\mathrm{DD} 2}+0.5 \mathrm{~V}$ |
| Average Output Current per Pin ${ }^{2}$ |  |
| Side 1 ( $\mathrm{l}_{1}$ ) | $\pm 18 \mathrm{~mA}$ |
| Side 2 ( $\mathrm{lo}_{2}$ ) | $\pm 100 \mathrm{~mA}$ |
| Common-Mode Transients ${ }^{3}$ | $-100 \mathrm{kV} / \mu \mathrm{s}$ to $+100 \mathrm{kV} / \mu \mathrm{s}$ |

${ }^{1}$ All voltages are relative to their respective grounds.
${ }^{2}$ See Figure 3 for maximum rated current values for various temperatures.
${ }^{3}$ Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum rating may cause latch-up or permanent damage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. PIN 1 AND PIN 7 ARE INTERNALLY CONNECTED TO EACH OTHER, AND IT IS RECOMMENDED THAT BOTH PINS BE CONNECTED TO A COMMON GROUND.
2. PIN 9 AND PIN 16 ARE INTERNALLY CONNECTED TO EACH OTHER, AND IT IS RECOMMENDED THAT BOTH PINS BE CONNECTED TO A COMMON GROUND. 菓

Figure 4. Pin Configuration

Table 9. ADuM2250 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1,7 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 1 and Pin 7 are internally connected to each other, and it is recommended that both pins be connected to a common ground. |
| $\begin{aligned} & 2,4,8,10 \\ & 13,15 \end{aligned}$ | NC | No Connect. |
| 3 | $\mathrm{V}_{\mathrm{DD} 1}$ | Supply Voltage, 3.0 V to 5.5V. |
| 5 | $\mathrm{SDA}_{1}$ | Data Input/Output, Side 1. |
| 6 | $\mathrm{SCL}_{1}$ | Clock Input/Output, Side 1. |
| 9,16 | $\mathrm{GND}_{2}$ | Ground 2. Isolated ground reference for Isolator Side 2. Pin 9 and Pin 16 are internally connected to each other, and it is recommended that both pins be connected to a common ground. |
| 11 | $\mathrm{SCL}_{2}$ | Clock Input/Output, Side 2. |
| 12 | $\mathrm{SDA}_{2}$ | Data Input/Output, Side 2. |
| 14 | VDD2 | Supply Voltage, 3.0 V to 5.5 V. |

Table 10. ADuM2251 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1,7 | GND 1 | Ground 1. Ground reference for Isolator Side 1. Pin 1 and Pin 7 are internally connected to each other, and it is recommended that both pins be connected to a common ground. |
| $\begin{aligned} & 2,4,8,10 \\ & 13,15 \end{aligned}$ | NC | No Connect. |
| 3 | $\mathrm{V}_{\mathrm{DD} 1}$ | Supply Voltage, 3.0 V to 5.5 V. |
| 5 | $\mathrm{SDA}_{1}$ | Data Input/Output, Side 1. |
| 6 | $\mathrm{SCL}_{1}$ | Clock Input, Side 1. |
| 9,16 | $\mathrm{GND}_{2}$ | Ground 2. Isolated ground reference for Isolator Side 2. Pin 9 and Pin 16 are internally connected to each other, and it is recommended that both pins be connected to a common ground. |
| 11 | $\mathrm{SCL}_{2}$ | Clock Output, Side 2. |
| 12 | $\mathrm{SDA}_{2}$ | Data Input/Output, Side 2. |
| 14 | $\mathrm{V}_{\mathrm{DD} 2}$ | Supply Voltage, 3.0 V to 5.5 V. |

## Data Sheet

## TEST CONDITIONS



## APPLICATIONS INFORMATION

## FUNCTIONAL DESCRIPTION

The ADuM2250/ADuM2251 interface on each side to $\mathrm{I}^{2} \mathrm{C}$ signals. Internally, the bidirectional $\mathrm{I}^{2} \mathrm{C}$ signals are split into two unidirectional channels communicating in opposite directions via dedicated $i$ Coupler isolation channels. One channel of each pair (the Side 1 input of each I/O pin in Figure 6) implements a special input buffer and output driver that can differentiate between externally generated inputs and its own output signals. It transfers only externally generated input signals to the corresponding Side 2 data or clock pin.

Both the Side 1 and Side $2 \mathrm{I}^{2} \mathrm{C}$ pins are designed to interface to an $\mathrm{I}^{2} \mathrm{C}$ bus operating in the 3.0 V to 5.5 V range. A logic low on either side causes the corresponding I/O pin across the coupler to be pulled low enough to comply with the logic low threshold requirements of other $\mathrm{I}^{2} \mathrm{C}$ devices on the bus. Bus contention and latch-up are avoided by guaranteeing that the input low threshold at $\mathrm{SDA}_{1}$ or $\mathrm{SCL}_{1}$ is at least 50 mV less than the output low signal at the same pin. This prevents an output logic low at Side 1 from being transmitted back to Side 2 and pulling down the $\mathrm{I}^{2} \mathrm{C}$ bus by latching the state.

Because the Side 2 logic levels/thresholds and drive capabilities comply fully with standard $\mathrm{I}^{2} \mathrm{C}$ values, multiple ADuM2250/ ADuM2251 devices connected to a bus by their Side 2 pins can communicate with each other and with other $\mathrm{I}^{2} \mathrm{C}$-compatible devices, as shown in Figure 7. Note the distinction between $\mathrm{I}^{2} \mathrm{C}$ compatibility and $\mathrm{I}^{2} \mathrm{C}$ compliance. $\mathrm{I}^{2} \mathrm{C}$ compatibility refers to situations in which the logic levels or drive capability of a component do not necessarily meet the requirements of the $\mathrm{I}^{2} \mathrm{C}$ specification but still allow the component to communicate with an $\mathrm{I}^{2} \mathrm{C}$-compliant device. $\mathrm{I}^{2} \mathrm{C}$ compliance refers to situations in which the logic levels and drive capability of a component fully meet the requirements of the $\mathrm{I}^{2} \mathrm{C}$ specification.

Because the Side 1 pin has a modified output level/input threshold, Side 1 of the ADuM2250/ADuM2251 can communicate only with devices that are fully compliant with the $\mathrm{I}^{2} \mathrm{C}$ standard. In other words, Side 2 of the ADuM2250/ADuM2251 is $\mathrm{I}^{2} \mathrm{C}$-compliant, whereas Side 1 is only $\mathrm{I}^{2} \mathrm{C}$-compatible.
The Side 1 I/O pins must not be connected to other $\mathrm{I}^{2} \mathrm{C}$ buffers that implement a similar scheme of dual I/O threshold detection. This latch-up prevention scheme is implemented in several popular $I^{2} \mathrm{C}$ level shifting and bus extension products currently available from Analog Devices and other manufacturers. Care should be taken to review the data sheet of potential $\mathrm{I}^{2} \mathrm{C}$ bus buffering products to ensure that only one buffer on a bus segment implements a dual threshold scheme.

A bus segment is a portion of the $\mathrm{I}^{2} \mathrm{C}$ bus that is isolated from other portions of the bus by galvanic isolation, bus extenders, or level shifting buffers. Table 11 shows how multiple ADuM2250/ ADuM2251 components can coexist on a bus as long as two Side 1 buffers are not connected to the same bus segment.

Table 11. ADuM2250/ADuM2251 Buffer Compatibility

|  | Side 1 | Side 2 |
| :--- | :--- | :--- |
| Side 1 | No | Yes |
| Side 2 | Yes | Yes |

The output logic low levels are independent of the $V_{D D 1}$ and $\mathrm{V}_{\mathrm{DD} 2}$ voltages. The input logic low threshold at Side 1 is also independent of $V_{\text {DDI }}$. However, the input logic low threshold at Side 2 is designed to be at $0.3 \mathrm{~V}_{\mathrm{DD} 2}$, consistent with $\mathrm{I}^{2} \mathrm{C}$ requirements. The Side 1 and Side 2 I/O pins have open-collector outputs whose high levels are set via pull-up resistors to their respective supply voltages.


Figure 6. ADuM2250 Block Diagram
Figure 7 shows a typical application circuit, including the pull-up resistors required for both Side 1 and Side 2 buses. Bypass capacitors with values from $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ are required between $\mathrm{V}_{\mathrm{DD} 1}$ and $\mathrm{GND}_{1}$ and between $\mathrm{V}_{\mathrm{DD} 2}$ and $\mathrm{GND}_{2}$. The $200 \Omega$ resistor shown in Figure 7 is required for latch-up immunity if the ambient temperature can be between $105^{\circ} \mathrm{C}$ and $125^{\circ} \mathrm{C}$.


Figure 7. Typical Isolated $I^{2}$ C Interface Using the ADuM2250

## STARTUP

Both the $V_{D D 1}$ and $V_{D D 2}$ supplies have an undervoltage lockout feature that prevents the signal channels from operating unless certain criteria are met. This feature prevents the possibility of input logic low signals pulling down the $\mathrm{I}^{2} \mathrm{C}$ bus inadvertently during power-up/power-down.
For the signal channels to be enabled, the following criteria must be met:

- Both supplies must be at least 2.5 V .
- At least $40 \mu$ s must elapse after both supplies exceed the internal start-up threshold of 2.0 V .

Until both criteria are met for both supplies, the ADuM2250/ ADuM2251 outputs are pulled high, thereby ensuring a startup that avoids any disturbances on the bus. Figure 8 and Figure 9 illustrate the supply conditions for fast and slow input supply slew rates.


Figure 8. Start-Up Condition, Supply Slew Rate $>12.5 \mathrm{~V} / \mathrm{ms}$


Figure 9. Start-Up Condition, Supply Slew Rate $<12.5 \mathrm{~V} / \mathrm{ms}$

## MAGNETIC FIELD IMMUNITY

The ADuM2250/ADuM2251 are extremely immune to external magnetic fields. The limitation on the magnetic field immunity of the ADuM2250/ADuM2251 is set by the condition in which induced voltage in the receiving coil of the transformer is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADuM2250/ADuM2251 is examined because it represents the most susceptible mode of operation.
The pulses at the transformer output have an amplitude greater than 1.0 V . The decoder has a sensing threshold at approximately 0.5 V , thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$
V=(-d \beta / d t) \sum \pi r_{n}^{2} ; n=1,2, \ldots, N
$$

where:
$\beta$ is the magnetic flux density (gauss).
$r_{n}$ is the radius of the $\mathrm{n}^{\text {th }}$ turn in the receiving coil ( cm ). $N$ is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM2250/ ADuM2251 and an imposed requirement that the induced voltage be, at most, $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 10.


Figure 10. Maximum Allowable External Magnetic Flux Density
For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This voltage is approximately $50 \%$ of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and is of the worst-case polarity), it reduces the received pulse from $>1.0 \mathrm{~V}$ to 0.75 V -still well above the 0.5 V sensing threshold of the decoder.

## ADuM2250/ADuM2251

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM2250/ADuM2251 transformers. Figure 11 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 11, the ADuM2250/ ADuM2251 are extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example, a 0.5 kA current must be placed 5 mm away from the ADuM2250/ADuM2251 to affect the operation of the component.

Note that at combinations of strong magnetic fields and high frequencies, any loops formed by printed circuit board traces can induce error voltages sufficiently large to trigger the thresholds of succeeding circuitry. Exercise care in the layout of such traces to avoid this possibility.


Figure 11. Maximum Allowable Current for Various Current-to-ADuM2250/ADuM2251 Spacings

## OUTLINE DIMENSIONS



Figure 12. 16-Lead Standard Small Outline Package [SOIC_W]
Wide Body (RW-16)
Dimensions shown in millimeters (inches)


Figure 13. 16-Lead Standard Small Outline Package, with Increased Creepage [SOIC_IC] Wide Body
(RI-16-1)
Dimensions shown in millimeters and (inches)

## ORDERING GUIDE

| Model ${ }^{1}$ | Number of Inputs, $V_{D D 1}$ Side | Number of Inputs, $V_{D D 2}$ Side | Maximum Data Rate (Mbps) | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM2250ARWZ | 2 | 2 | 1 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 |
| ADuM2250ARWZ-RL | 2 | 2 | 1 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, 13" ${ }^{\text {²ape and Reel }}$ | RW-16 |
| ADuM2250ARIZ | 2 | 2 | 1 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_IC | RI-16-1 |
| ADuM2250ARIZ-RL | 2 | 2 | 1 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_IC, 13" Tape and Reel | RI-16-1 |
| ADuM2251ARWZ | 2 | 1 | 1 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 |
| ADuM2251ARWZ-RL | 2 | 1 | 1 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, 13"Tape and Reel | RW-16 |
| ADuM2251ARIZ | 2 | 1 | 1 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_IC | RI-16-1 |
| ADuM2251ARIZ-RL | 2 | 1 | 1 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_IC, 13" Tape and Reel | RI-16-1 |

[^1]
## NOTES

NOTES

## NOTES


[^0]:    ${ }^{1}$ All voltages are relative to their respective grounds.

[^1]:    ${ }^{1} Z=$ RoHS Compliant Part.

