# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# mos integrated circuit µPD70F3178(A)

# V850E/CG3<sup>TM</sup> CarGate+ 32-Bit Flash Microcontroller

#### **DESCRIPTION**

The V850E/CG3 ("CarGate+") Flash microcontroller, is a member of NEC's V850 32-bit RISC family, which match the performance gains attainable with RISC-based controllers to the needs of embedded control applications. The V850 CPU offers easy pipeline handling and programming, resulting in compact code size comparable to 16-bit CISC CPUs.

The V850E/CG3 ("CarGate+") is especially designed for the high performance requirements of sophisticated algorithms and calculations. It combines a powerful CPU-Core with a 16-bit wide external memory interface and embedded Flash. Furthermore, it offers an excellent combination of general purpose peripheral functions, like serial communication interfaces (UART, clocked SI and I<sup>2</sup>C) and measurement inputs (A/D converter), with dedicated CAN network support.

Thus equipped, the V850E/CG3 ("CarGate+") is ideally suited for automotive applications, like CAN Gateways. It is also an excellent choice for other applications where a combination of sophisticated peripheral functions and CAN network support is required.

Functions in detail are described in the following user's manual. Be sure to read these manual when you design your systems.

V850E/CG3 CarGate+ Preliminary User's Manual: U16881EE1V0UM00

#### **FEATURES**

- 32-bit RISC CPU with Harvard Architecture
- 256 kB Flash, 12 kB RAM
- Full-CAN Interface: 5 channels
- Serial Interfaces: 6 channels
  - 3-wire mode: 3 channels
  - UART mode: 2 channels - I<sup>2</sup>C mode: 1 channel
  - Timers: 3 channels
  - 16-bit multi purpose timer/event counter: channels: 3 channels
- 10-bit resolution A/D Converter: 4 channels
- Non-Multiplexed External Bus Interface (16-/8-bit
  - data / 20-bit address)
- I/O lines: max. 80

- Power supply voltage range:
  - $+4.3 \text{ V} \le \text{V}_{DD5} \le +5.5 \text{ V}$
- Frequency range: up to 32 MHz
- Built-in low power saving mode
- · Built-in clock oscillator circuit with internal PLL
- Temperature range:
  - -40 °C to +85 °C
- Package:
  - 100 LQFP, 0.5 mm pin-pitch (14 × 14 mm)


#### **ORDERING INFORMATION**

Device	Part Number	Package	ROM	RAM	FCAN Option	Operating Temperature (T <sub>A</sub> )
V850E/CG3	μPD70F3178(A)	LQFP100 14 × 14 mm	256 kB Flash	12 kB	5 Channels	-40°C ~ +85°C

The information contained in this document is released in advance of the production cycle for the device. The parameters for the device may change before final production, or NEC Corporation may, at its own discretion, withdraw the device prior to production.



#### INTERNAL BLOCK DIAGRAM






# **PIN IDENTIFICATION**

A0 to A19	: Address Bus	PAL0 to PAL 15	Port AL
D0 to D15	: Data Bus	PCS0, PCS3, PCS4	: Port CS
ANI0 to ANI3	: Analog Input	PCT0, PCT1, PCT4	: Port CT
$AV_{DD}$	: Analog Power Supply	PDL0 to PDL15	Port PDL
$AV_{SS}$	: Analog Ground	RESET	: Reset
CRXD0 to CRXD5	: CAN Receive Line Input	RXDA0 to RXDA1	: UART Receive Data Input
CTXD0 to CTXD4	: CAN Transmit Line Output	SCKB0, SCKB1, SCKB2	: Serial Clock
$CV_{DD}$	: Clock Generator Power Supply	SCL	I <sup>2</sup> C Clock
CV <sub>SS</sub>	: Clock Generator Ground	SDA	I <sup>2</sup> C Data
$BVSS_{50}$ to $BVSS_{53}$	Ground for 5 V Power Supply	SIB0, SIB1, SIB2	: Serial Input
VSS <sub>50</sub> to VSS <sub>51</sub>	Ground for 5 V Power Supply	SOB0, SOB1, SOB2	: Serial Output
INTP0 to INTP10	External interrupt request	TIP00 to TIP01, TIP10 to TIP11, TIP20 to TIC21	: Timer Input
INTPn0, INTPn5, INTP2n	. Interrupt Request from Peripherals	TOP00 to TOP01, TOP10 to TOP11, TOP20 to TOP21	Timer Output
MODE0, MODE1	: Mode Inputs	TXDA0 to TXDA1	: Transmit Data Output
NMI	: Non-Maskable Interrupt Request	TTRGP2	Timer Trigger Input
P00 to P02	Port 0	$\mathrm{BV}_\mathrm{DD50}$ to $\mathrm{BV}_\mathrm{DD53}$	: 5 V Power Supply
P10 to P17	: Port 1	$V_{\rm DD50}$ to $V_{\rm DD51}$	: 5 V Power Supply
P20 to P27	: Port 2	WR0, WR1	Write Enable
P30 to P36	: Port 3	RD	: Read
P40 to P47	: Port 4	$\overline{\text{CS0}}$ , $\overline{\text{CS3}}$ , $\overline{\text{CS4}}$	Chip Select
P70 to P73	Port 7	X1, X2	: Crystal (Main-OSC)
PAH0 to PAH3	: Port AH		



# **PIN CONFIGURATION (Top View)**

100-Pin Plastic LQFP (fine pitch) (14 mm × 14 mm)





# **Table of Contents**

1.		Pin Functions
	1.1	I/O Circuits
2.		Programming Flash Memory15
3.		Electrical Specifications
	3.1	Absolute Maximum Ratings
	3.2	General Characteristics17
	3.3	Operating Conditions18
	3.4	DC Characteristics
	3.5	AC Characteristics
	3.6	Peripheral Function Characteristics25
	3.7	Flash Memory30
4.		Package Drawing
5.		Recommended Soldering Conditions 32
6.		Revision History



# **List of Figures**

Figure 1-1:	Pin I/O Circuits	14
Figure 3-1:	Ceramic Resonator or Crystal Resonator Connection	17
Figure 3-2:	AC Test Input/Output Waveform	20
Figure 3-3:	AC Test Load Condition	20
Figure 3-4:	SRAM Read Timing	21
Figure 3-5:	SRAM Write Timing	22
Figure 3-6:	Reset Timing	23
Figure 3-7:	Interrupt Timing	24
Figure 3-8:	Timer P Characteristics	25
Figure 3-9:	CSI Slave Mode Characteristics	26
Figure 3-10:	I <sup>2</sup> C Timing	28
Figure 3-11:	Analog Input Equivalent Circuit	29
Figure 3-12:	Flash Memory Timing	30
Figure 4-1:	Package Drawing	31



# **List of Tables**

Table 1-1:	Pin Functions	9
Table 1-2:	Non-Port Pins	12
Table 3-1:	Absolute Maximum Ratings	16
Table 3-2:	DC Characteristics	19
Table 3-3:	Reset Timing	23
Table 3-4:	Interrupt Timing	24
Table 3-5:	Timer P Characteristics	25
Table 3-6:	CSIB Master Mode Characteristics	26
Table 3-7:	CSIB Slave Mode Characteristics	26
Table 3-8:	UART Characteristics	
Table 3-9:	Characteristics I <sup>2</sup> C	
Table 3-10:	AFCAN Characteristics	28
Table 3-11:	A/D Converter Characteristics	
Table 3-12:	Flash Memory Characteristics	30
Table 3-13:	Flash Memory Characteristics	30
Table 5-1:	Soldering Conditions	32

μPD70F3178(A)



# 1. Pin Functions

# (1) Port pins

Table 1-1: Pin Functions (1/3)

Port	I/O	Function Alternate	
P00			NMI (I)
P01	I/O	Port 0 3-bit input/output port	INTP0 (I)
P02		o bit input output port	
P10			CRXD0 (I)
P11			CTXD0 (O)
P12			CRXD1 (I)
P13	I/O	Port 1	CTXD1 (O)
P14	1/0	8-bit input/output port	CRXD2 (I)
P15			CTXD2 (O)
P16			CRXD3 (I)
P17			CTXD3 (O)
P20			TOP00 (O) TIP00 (I) INTP3 (I) CRXD4 (I)
P21	1/( )	Port 2 8-bit input/output port	INTP4 (I) TOP01 (O) TIP01 (I)
P22			INTP5 (I) TOP10 (O) TIP10 (I)
P23			INTP6 (I) TOP11 (O) TIP11 (I)
P24			INTP7 (I) TOP20 (O) TIP20 (I)
P25			INTP8 (I) TOP21 (O) TIP21 (I)
P26			TTRGP2 (I) INTP9 (I)
P27			INTP10 (I)
P30			RXDA0 (I) INTP1 (I)
P31			TXDA0 (O)
P32			RXDA1 (I) INTP2 (I)
P33	I/O	Port 3	TXDA1 (O)
P34		7-bit input/output port	SIB2 (I)
P35			SDAO0 (O) SDAI0 (I) SOB2 (O)
P36			SCLO0 (O) SCKIB2 (I) SCLI0 (I) SCKOB2 (O)
P40			SIB0 (I)
P41			SOB0 (O)
P42			SCKIB0 (I) SCKOB0 (O)
P43	I/O	Port 4	SIB1 (I)
P44	1,0	8-bit input/output port	SOB1 (O)
P45			SCKIB1 (I) SCKOB1 (O)
P46			CRXD4 (I)
P47			CTXD4 (O)



Table 1-1: Pin Functions (2/3)

Port	I/O	Function Alternate	
PAH0			A16 (O)
PAH1	1/0	Port PAH 4-bit input/output	A17 (O)
PAH2	1/0	4-bit input/output	A18 (O)
PAH3			A19 (O)
PAL0			A0 (O)
PAL1			A1 (O)
PAL2			A2 (O)
PAL3			A3 (O)
PAL4			A4 (O)
PAL5			A5 (O)
PAL6		Port PAL 16-bit input/output	A6 (O)
PAL7	I/O		A7 (O)
PAL8	1/0		A8 (O)
PAL9			A9 (O)
PAL10			A10 (O)
PAL11			A11 (O)
PAL12			A12 (O)
PAL13			A13 (O)
PAL14			A14 (O)
PAL15			A15 (O)
PCS0			<u>CS0</u> (O)
PCS3	I/O	Port PCS 3-bit input/output	CS3 (O)
PCS4		o sit inputoutput	CS4 (O)
PCT0			WRO (O)
PCT1	I/O	Port PCT 3-bit input/output	WR1 (O)
PCT4	1	o sit inputoutput	RD (O)

Table 1-1: Pin Functions (3/3)

Port	I/O	Function	Alternate
PDL0			DO0 (O) DI0 (I)
PDL1			DO1 (O) DI1 (I)
PDL2			DO2 (O) DI2 (I)
PDL3			DO3 (O) DI3 (I)
PDL4			DI4 (I) DO4 (O)
PDL5			DI5 (I) DO5 (O) MODE1 (I)
PDL6			DI6 (I) DO6 (O)
PDL7	I/O	Port PDL 16-bit input/output	DI7 (I) DO7 (O)
PDL8	1/0		DO8 (O) DI8 (I)
PDL9			DO9 (O) DI9 (I)
PDL10			DI10 (I) DO10 (O)
PDL11			DI11 (I) DO11 (O)
PDL12			DO12 (O) DI12 (I)
PDL13			DO13 (O) DI13 (I)
PDL14			DI14 (I) DO14 (O)
PDL15			DI15 (I) DO15 (O)



# (2) Non-port pins

Table 1-2: Non-Port Pins (1/2)

Pin Name	I/O	Function	Port
A0 - A15	0	Address has of sylvered has	PAL0 - PAL15
A16 - A19	0	Address bus of external bus	PAH0 -PAH3
AIN0 - AIN3	ı	Analog input for A/D converter	
CRXD0	I		P10
CRXD1	I		P12
CRXD2	I	Serial receive data input for aFCAN0 to aFCAN4	P14
CRXD3	I	7	P16
CRXD4	ı	7	P46
CRXD5	I	Additional Receive Input for Mirror Mode	P20
CS0	0		PCS0
CS3	0	Chip select output for external bus	PCS3
CS4	0		PCS4
CTXD0	0		P11
CTXD1	0		P13
CTXD2	0	Serial transmit data for aFCAN0 to aFCAN4	P15
CTXD3	0		P17
CTXD4	0		P47
D0 - D15	I/O	Data bus of external bus	PDL0 - PDL15
INTP0	I		P01
INTP1	I		P30
INTP2	I		P32
INTP3	I		P20
INTP4	I		P21
INTP5	I	External interrupt request	P22
INTP6	I		P23
INTP7	I		P24
INTP8	ı	7	P25
INTP9	I		P26
INTP10	I	7	P27
NMI	I	Non maskable interrupt	P00
RD	0	Read strobe signal	PCT4
RXDA0	I	Social receive data LIARTAG & LIARTAG	P30
RXDA1	I	Serial receive data UARTA0 & UARTA1	P32
SCKB0	I/O		P42
SCKB1	I/O	Serial clock I/O from CSIB0 - CSIB2	P45
SCKB2	I/O	1	P36
SCL0	I/O	Serial clock line I <sup>2</sup> C	P36
SDAI0	I/O	Serial data line I <sup>2</sup> C	P35

Table 1-2: Non-Port Pins (2/2)


Pin Name	I/O	Function	Port
SIB0	I		P40
SIB1	I	Serial data input CSIB0 - CSIB2	P43
SIB2	I		P34
SOB0	0		P41
SOB1	0	Serial data output CSIB0- CSIB2	P44
SOB2	0		P35
TIP00	I		P20
TIP01	I		P21
TIP10	I	Conture input 0.4 Times D0. Times D2	P22
TIP11	I	Capture input 0-1 Timer P0 - Timer P2	P23
TIP20	I		P24
TIP21	I		P25
TOP00	0		P20
TOP01	0		P21
TOP10	0	Occupants and and O.A. Times a DO. Times a DO.	P22
TOP11	0	Compare output 0-1 Timer P0 - Timer P2	P23
TOP20	0		P24
TOP21	0		P25
TTRGP2	I	Timer Trigger Input Timer P2	P26
TXDA0	0	Control transport to data putting the DTAG LIADTAG	P31
TXDA1	0	Serial transmit data output UARTA0 - UARTA1	P33
WR0	0	Write strake signal for systemal bus	PCT0
WR1	0	Write strobe signal for external bus	PCT1
$AV_{DD}$	-	5 V power supply ADC	-
AV <sub>SS</sub>	-	GND potential for 5 V power supply ADC	_
V <sub>DD50</sub> -V <sub>DD51</sub>	-	E.V. annuar aventu	-
BV <sub>DD50</sub> -BV <sub>DD53</sub>	-	5 V power supply	_
V <sub>SS50</sub> -V <sub>SS50</sub>	-		_
BV <sub>SS50</sub> -BV <sub>SS53</sub>	_	GND potential for 5 V power supply	_
MODE	I		_
MODE1	ı	Specifies Operation mode	PDL5
REGC0	-		_
REGC1	_	Connection of regulator stabilization capacitance	_
RESET	I	System reset input	_
X1	I		_
X2	0	Connection of external oscillator	_
All V <sub>DD5</sub> pins have	to be co	onnected to each other. On each pin of $V_{DD5}$ , a capacitor of	containing a very low serial

All V<sub>DD5</sub> pins have to be connected to each other. On each pin of V<sub>DD5</sub>, a capacitor containing a very low serial impedance has to be attached as tight as possible to the pin.



# 1.1 I/O Circuits

Figure 1-1: Pin I/O Circuits





# 2. Programming Flash Memory

The device µPD70F3178(A) supports the programming of the internal flash in two ways: Either by using the *flash*PRO4 programming tool or by performing self-programming using software functions and I/O communications.

For programming details about both methods, see the User's Manual. For timing characteristics about the initial programming using *flash*PRO4 and some more electrical data about the Flash Memory, see 3.7 "Flash Memory" on page 30.



# 3. Electrical Specifications

All electrical parameters which are shown in the following tables are representing target values.

# 3.1 Absolute Maximum Ratings

 $(T_A = 25^{\circ}C, V_{SS5} = 0 V)$ 

Table 3-1: Absolute Maximum Ratings

Parameter		Symbol	Test Conditions	Ratings	Unit
		$V_{DD5}$		-0.5 ~ +6.5	V
		AV <sub>DD</sub>		-0.5 ~ +6.5	V
Supply voltage		BV <sub>DD5</sub>		-0.5 ~ +6.5	V
		BV <sub>SS5</sub>		-0.5 ~ +0.5	V
		AV <sub>SS</sub>		-0.5 ~ +0.5	V
		V <sub>I4</sub>	V <sub>I4</sub> < BV <sub>DD5</sub> + 0.5 V	-0.5 ~ + 6.5	V
Input voltage		VIANote	V <sub>IA</sub> < AV <sub>DD</sub> + 0.5 V	-0.5 ~ + 6.5	V
Output ourrent low	1 pin	I <sub>OL4</sub>		4.0	mA
Output current low	All pins	I <sub>OLA</sub>		50	mA
Output current high	1 pin	I <sub>OH4</sub>		-4.0	mA
Output current night	All pins	I <sub>OHA</sub>		-50	mA
Output voltage		V <sub>O</sub>	V <sub>O</sub> < BV <sub>DD5</sub> +0.5 V	-0.5 ~ +6.5	V
Operating temperature (ambient)		T <sub>OPR</sub>		-40 ~ +85	°C
Storage temperature		T <sub>STGB</sub>		-40 ~ +125	°C

Note:  $V_{IA}$  is the voltage applied to the analog input pins P73...P70

**Remark:**  $V_{DD5}$  is the supply voltage for the internal voltage regulators applied to pins  $V_{DD5x}$ .

A<sub>VDD</sub> is the supply and reference voltage for analog part of the A/D converter

BV<sub>DD5</sub> is the supply voltage for the I/O buffers applied to pins BV<sub>DD5x</sub>

 $V_{SS5}$  is the ground for the internal logic applied to pins  $V_{SS5x}$ 

A<sub>VSS</sub> is the ground for the analog part of the A/D converter


 $\mathsf{BV}_{\mathsf{SS5}}$  is the ground for the I/O buffers applied to pins  $\mathsf{BV}_{\mathsf{SS5x}}$ 



#### 3.2 General Characteristics

#### 3.2.1 Recommended Main Oscillator circuit

Figure 3-1: Ceramic Resonator or Crystal Resonator Connection



**Note:** Values of C<sub>1</sub>, C<sub>2</sub> and R depend on the used crystal or resonator and must be specified in cooperation with resonator manufacturer.

#### 3.2.2 Oscillator characteristics

$$(T_A = -40 \sim +85^{\circ}C, V_{DD5} = BV_{DD5} = 4.3 \text{ V} \sim 5.5 \text{ V}, V_{SS5} = BV_{SS5} = 0 \text{ V})$$

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Oscillation stabilization time	T <sub>OST</sub>	OSC MODE			16 <sup>Note</sup>	ms

Note:  $T_{OST}$  depends on the external crystal and the correct selection of C1, C2 and R.

**Remark:** This value is valid only for crystal operation.

# 3.2.3 Peripheral PLL characteristics

$$(T_A = -40 \sim +85^{\circ}C, V_{DD5} = BV_{DD} = 4.3 \text{ V} \sim 5.5 \text{ V}, V_{SS5} = BV_{SS5} = 0 \text{ V})$$

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
PLL start-up time	T <sub>PST</sub>	OSC MODE			4800/f <sub>OSC</sub> Note	μs

Note:  $f_{OSC}$  is the oscillator frequency.



#### 3.2.4 I/O capacitances

$$(T_A = -40 \sim +85^{\circ}C, V_{DD5} = BV_{DD5} = 4.3 \text{ V} \sim 5.5 \text{ V}, V_{SS5} = BV_{SS5} = 0 \text{ V})$$

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>I</sub>	f <sub>C</sub> = 1 MHz			10	pF
Input/output capacitance	C <sub>IO</sub>	Unmeasured pins			10	pF
Output capacitance	Co	returned to 0 V			10	pF

#### 3.2.5 Recommended capacitor values for REGC

The recommended capacitor value for REGC0 and REGC1 is 4.7 µF.

**Remarks: 1.** NEC recommends to use a second capacitor with 100 nF in parallel to reduce disturbances with high frequencies.

2. The terminals REGC0 and REGC1 must not be connected to each other.

# 3.3 Operating Conditions

#### 3.3.1 CPU clock

$$(T_A = -40 \sim +85^{\circ}C, V_{DD5} = BV_{DD5} = AV_{DD} = 4.3 \text{ V} \sim 5.5 \text{ V}, V_{SS5} = BV_{SS5} = AV_{SS} = 0 \text{ V})$$

Clock Mode	Operation Mode	Inside Operation Clock Frequency [MHz]
OSC mode, PLL off		4 to 6
OSC mode, PLL × 4	all modes $C_1^{\text{Note 1}} = C_2^{\text{Note 2}} = 4.7 \mu\text{F}$	20 to 24
OSC mode, PLL × 8		32

Notes: 1. C<sub>1</sub> is the external capacitance connected to pin REGC0

2.  $C_2$  is the external capacitance connected to pin REGC1



# 3.4 DC Characteristics

 $({\rm T_{A} = -40 ~ +85^{\circ}C, ~ V_{DD5} = BV_{DD5} = AV_{DD} = 4.3 ~ V \sim 5.5 ~ V, ~ V_{SS5} = BV_{SS5} = AV_{SS} = 0 ~ V)}$ 

Table 3-2: DC Characteristics

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input voltage high	V <sub>IH1</sub>	Pin group 1	0.7 BV <sub>DD5</sub>		BV <sub>DD5</sub>	V
Input voltage low	V <sub>IL1</sub>	Note 1	0		0.3 BV <sub>DD5</sub>	V
Input voltage high	V <sub>IH1</sub>	Pin group 2	0.7 BV <sub>DD5</sub>		BV <sub>DD5</sub>	V
Input voltage low	V <sub>IL1</sub>	Note 2	0		0.3 BV <sub>DD5</sub>	V
P73P70 Input voltage high	V <sub>IHA</sub>		0.7 AV <sub>DD</sub>		AV <sub>DD</sub>	V
P73P70 Input voltage low	V <sub>ILA</sub>		0		0.3 AV <sub>DD</sub>	V
Output voltage high	V <sub>OH</sub>	$I_{OH} = -3.0 \text{ mA}$	BV <sub>DD5</sub> - 1			V
Output voltage low	V <sub>OL</sub>	I <sub>OL</sub> = 3.0 mA			0.4	V
Input leakage current high	I <sub>LIH</sub>	$V_I = V_{DD5x}$			-3	μA
Input leakage current low	I <sub>LIL</sub>	V <sub>I</sub> = 0 V			3	μA
P73P70 Input leakage current high	I <sub>LIHA</sub>	$V_{IA} = AV_{DD}$			-3	μA
P73P70 Input leakage current low	I <sub>LILA</sub>	V <sub>IA</sub> = 0 V			3	μA
	I <sub>DD10</sub>	Operating (f <sub>CPU</sub> = 32 MHz) PLL: on		74	110	mA
	I <sub>DD11</sub>	Operating (f <sub>CPU</sub> = 24 MHz) PLL: on		57	90	mA
	I <sub>DD20</sub>	HALT Mode (f <sub>PLL</sub> = 32 MHz) PLL: on		45	70	mA
Supply current	I <sub>DD21</sub>	HALT Mode (f <sub>PLL</sub> = 24 MHz) PLL: on		35	55	mA
	I <sub>DD30</sub>	IDLE Mode (f <sub>PLL</sub> = 32 MHz) PLL: on		2.6	4	mA
	I <sub>DD31</sub>	IDLE Mode (f <sub>PLL</sub> = 24 MHz) PLL: on		2.6	4	mA
	I <sub>DD5</sub>	STOP		30	200	μA

Notes: 1. Pin group 1 is PAL, PAH, PDL, PCS, PCT

**2.** Pin group 2 is P0, P1, P2, P3, P4, P7, MODE, RESET

Remark: These values are without consumption of I/O-pins




# 3.5 AC Characteristics

 $T_A$  = -40~ +85°C,  $BV_{DD5}$  =  $V_{DD5}$  =  $AV_{DD}$  = 4.3V~5.5V,  $BV_{SS5}$  =  $V_{SS5}$  =  $A_{VSS5}$  = 0V, Output pin load capacitance:  $C_L$  = 50 pF


# 3.5.1 AC test input/output waveform

Figure 3-2: AC Test Input/Output Waveform



#### 3.5.2 AC test load condition

Figure 3-3: AC Test Load Condition



# 3.5.3 Clock AC characteristics

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
X1, X2 oscillator frequency	f <sub>OSC</sub>	OSC MODE; PLL × 4	4		6	MHz
		PLL × 8	4		4	MHz



# 3.5.4 External memory access read timing

Parameter	Sy	mbol	Conditions	Min.	Max	Unit
Data input set up time (vs. address)	<10>	T <sub>SAID</sub>			(2+W <sub>T</sub> )T - 45	ns
Data input set up time (vs. $\overline{RD}$ ↓)	<11>	T <sub>SRDID</sub>			(1.5+W <sub>D</sub> )T - 40	ns
RD Low level width	<12>	T <sub>WRDL</sub>		(1.5+W <sub>D</sub> )T - 15		ns
RD High level width	<13>	T <sub>WRDH</sub>		(0.5+W <sub>AS</sub> + iT - 13		ns
Address, CSn RD delay time	<14>	T <sub>DARD</sub>		(0.5+W <sub>AS</sub> )T - 20		ns
RD address delay time	<15>	T <sub>DRDA</sub>		iT - 15		ns
Data input hold time (vs. RD1)	<16>	T <sub>HRDID</sub>		0		ns
RD data output delay time	<17>	T <sub>DRDOD</sub>		(0.5+i)T - 35		ns

**Note:** T : 1 / f<sub>CPU</sub> (= frequency of system clock)

i : Number of idle states specified by BCC register

 $W_T$ : Total Number of waits,  $W_T = W_{AS} + W_D$  $W_{AS}$ : Number of waits specified by ASC register

 $W_{\mbox{\scriptsize D}}$  : Number of waits specified by DWC1, DWC2 register




Figure 3-4: SRAM Read Timing



# 3.5.5 External memory access write timing

Parameter	Sy	ymbol	Conditions	MIN.	MAX.	Unit
Address, CSn WR0, WR1 delay time	<20>	T <sub>DAWR</sub>		(0.5+W <sub>AS</sub> )T - 25		ns
Address set up (vs. WR0, WR1↑)	<21>	T <sub>SAWR</sub>		(1.5+W <sub>T</sub> )T - 20		ns
WR0, WR1 address delay time	<22>	T <sub>DWRA</sub>		(0.5+i)T - 15		ns
WR0, WR1 High level width	<23>	T <sub>WWRH</sub>		(1+ i +W <sub>AS</sub> )T - 15		ns
WR0, WR1 Low level width	<24>	T <sub>WWRL</sub>		(1+W <sub>D</sub> )T - 15		ns
Data output set up time (vs. WR0, WR1↑)	<25>	T <sub>SODWR</sub>		(0.5+W <sub>T</sub> )T - 25		ns
Data output hold time (vs. WR0, WR1↑)	<26>	T <sub>HWROD</sub>		(0.5+I)T - 20		ns

**Note:** T : 1 /  $f_{CPU}$  (= frequency of system clock)

i : Number of idle states specified by BCC register

 $W_T$ : Total Number of waits,  $W_T = W_{AS} + W_D$  $W_{AS}$ : Number of waits specified by ASC register

W<sub>D</sub>: Number of waits specified by DWC1, DWC2 register




Figure 3-5: SRAM Write Timing




# 3.5.6 Reset (power up/down sequence)

Table 3-3: Reset Timing

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
RESET high-level width	t <sub>WRSH</sub>		500		ns
RESET low-level width	t <sub>WRSL0</sub>	STOP Mode release, OSC mode	T <sub>OST</sub>		ms
TCOLT IOW-level Width	t <sub>WRSL1</sub>	except STOP Mode release & Power Up	1.5		ms
RESET hold time	t <sub>DVRR</sub>	OSC Mode on power-on	T <sub>WRSLx</sub>		ms
RESET setup time	t <sub>DVRF</sub>	OSC Mode on power-off	0		ns

Figure 3-6: Reset Timing






# 3.5.7 Interrupt timing

Table 3-4: Interrupt Timing

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
NMI high-level width	t <sub>NIH</sub>	analog filter	500	45		ns
NMI low-level width	t <sub>NIL</sub>	analog filter	500	45		ns
INTPi <sup>Note</sup> high-level width	t <sub>ITH</sub>	analog filter	500	45		ns
INTPiNote low-level width	t <sub>ITL</sub>	analog filter	500	45		ns

**Note:** i = 10...0

Figure 3-7: Interrupt Timing





# 3.6 Peripheral Function Characteristics

# 3.6.1 Timer P


Table 3-5: Timer P Characteristics

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
TIPmn <sup>Note 1</sup> high-level width	t <sub>TIPH</sub>		150+4/ f <sub>CLK</sub>	45+4/f <sub>CLK</sub> Note 2		ns
TIPmn <sup>Note 1</sup> low-level width	t <sub>TIPL</sub>		150+4/ f <sub>CLK</sub>	45+4/f <sub>CLK</sub> Note 2		ns

**Notes: 1.** m = 2...0, n = 1...0

2.  $f_{CLK}$  is the system clock frequency as specified in section 3.3.1 "CPU clock" on page 18.

Figure 3-8: Timer P Characteristics





3.6.2 CSI B

Table 3-6: CSIB Master Mode Characteristics


Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
SCKBn cycle time	t <sub>KCY1</sub>		125		ns
SCKBn high level width	t <sub>KH1</sub>		0.5 t <sub>KCY1</sub> - 15		ns
SCKBn low level width	t <sub>KL1</sub>		0.5 t <sub>KCY1</sub> - 15		ns
SIBn setup time (to SCKBn)	t <sub>SIK1</sub>		30		ns
SIBn hold time (from SCKBn)	t <sub>KSI1</sub>		25		ns
Delay time from SCKBn to SOBn	t <sub>KSO1</sub>			25	ns

Table 3-7: CSIB Slave Mode Characteristics

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
SCKBn cycle time	t <sub>KCY1</sub>		200		ns
SCKBn high level width	t <sub>KH1</sub>		0.5 t <sub>KCY1</sub> - 15		ns
SCKBn low level width	t <sub>KL1</sub>		0.5 t <sub>KCY1</sub> - 15		ns
SIBn setup time (to SCKBn)	t <sub>SIK1</sub>		50		ns
SIBn hold time (from SCKBn)	t <sub>KSI1</sub>		50		ns
Delay time from SCKBn to SOBn	t <sub>KSO1</sub>			50	ns

**Remark:** n = 2...0

Figure 3-9: CSI Slave Mode Characteristics





#### 3.6.3 UARTA

Table 3-8: UART Characteristics

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Transfer rate	T <sub>UARTA</sub>			312.5	kbps

#### 3.6.4 I2C


Table 3-9: Characteristics I<sup>2</sup>C

	Parameter	Symbol	Normal	Mode	High-speed	d Mode	Unit
	raiailletei	Syllibol	min.	max.	min.	max.	Onit
SCL0 clock frequency		f <sub>CLK</sub>	0	100	0	400	kHz
Bus-free time (be	etween stop/start conditions)	t <sub>BUF</sub>	4.7	_	1.3	_	μs
Hold time <sup>Note 1</sup>		t <sub>HD:STA</sub>	4.0	_	0.6	_	μs
SCL0 clock low-level width		t <sub>LOW</sub>	4.7	_	1.3	_	μs
SCL0 clock high-level width		t <sub>HIGH</sub>	4.0	_	0.6	_	μs
Setup time for sta	art/restart conditions	t <sub>SU:STA</sub>	4.7	_	0.6	_	μs
Data hald time	CBUS compatible master	t <sub>HD:DAT</sub>	5.0	_	_	_	μs
Data hold time	I <sup>2</sup> C mode		O <sup>Note 2</sup>	_	O <sup>Note 2</sup>	0.9 <sup>Note 3</sup>	μs
Data setup time		t <sub>SU:DAT</sub>	250	_	100 <sup>Note 4</sup>	_	ns
STOP condition setup time		t <sub>SU:STO</sub>	4.0	_	0.6	_	μs
Capacitive load	of each bus line	C <sub>b</sub>		50	_	50	pF

**Notes: 1.** At the start condition, the first clock pulse is generated after the hold time.

- 2. The system requires a minimum of 300 ns hold time Internally for the SDA signal (at  $V_{IHmin}$  of SCL0 signal) in order to occupy the undefined area at the falling edge of SCL0.
- 3. If the system does not extend the SCL0 signal low hold time  $(t_{low})$ , only the maximum data hold time  $(t_{HD:DAT})$  needs to be satisfied.
- **4.** The high-speed-mode IIC bus can be used In a normal-mode IIC bus system. In this case, set the high-speed-mode IIC bus so that It meets the following conditions:
  - If the system does not extend the SCL0n signal's low state hold time: t<sub>SU:DAT</sub> Š 250 ns
  - If the system extends the SCL0n signal's low state hold time: Transmit the following data bit to the SDA0 line prior to releasing the SCL0 line  $(t_{Rmax}.+t_{SU:DAT}=1000+250=1250 \text{ ns}: Normal mode IIC bus specification}).$

Figure 3-10: I<sup>2</sup>C Timing



Remarks: 1. P: Stop condition

2. S: Start condition

3. S<sub>R</sub>: Restart condition

# 3.6.5 FCAN

Table 3-10: AFCAN Characteristics

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Transfer rate	T <sub>FCAN</sub>	f <sub>Peripheral</sub> ≥ 16 MHz		1	Mbps



# 3.6.6 A/D converter

$$(T_A = -40 \sim +85^{\circ}C, BV_{DD5} = V_{DD5} = V_{AVDD} = 4.3 \sim 5.5 V, BV_{SS5} = V_{SS5} = AV_{SS} = 0 V)$$


Table 3-11: A/D Converter Characteristics

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution	-			10		Bit
Overall error Note 1	-				± 4	LSB
Conversion time Note 2	T <sub>CONV</sub>		4.84		38.75	μs
Analog input voltage	V <sub>IAN</sub>		AV <sub>SS</sub>		AV <sub>DD</sub>	V
Analogue supply current	I <sub>AVDD</sub>			5	10	mA

Notes: 1. Quantization error is not included

2. T<sub>CONV</sub> depends on register ADA0M1

Figure 3-11: Analog Input Equivalent Circuit



Note: These are typical values only for reference. This values aren't part of the mass production test.



#### 3.7 Flash Memory

#### 3.7.1 Basic characteristics

 $(T_A = -40 \sim +85^{\circ}C, \, BV_{DD5} = V_{DD5} = V_{AVDD} = 4.3 \sim 5.5 \, V, \, BV_{SS5} = V_{SS5} = AV_{SS} = 0 \, V)$ 

Table 3-12: Flash Memory Characteristics

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Operation frequency	f <sub>CPU</sub>		4		32	MHz
Number of rewrites	C <sub>WRT</sub>				100	times
High level input voltage	V <sub>IH</sub>	FLMD0 <sup>Note</sup>	0.8 BV <sub>DD</sub>		BV <sub>DD</sub>	V
Low level input voltage	V <sub>IL</sub>	FLMDU	0		0.2 BV <sub>DD</sub>	V
Programming temperature	t <sub>PRG</sub>		-40		+85	°C

Note: FLMD0 is shared function of the MODE pin.

# 3.7.2 Serial write operation characteristics


$$(T_A = -40 \sim +85^{\circ}C, BV_{DD5} = V_{DD5} = V_{AVDD} = 4.3 \sim 5.5 V, BV_{SS5} = V_{SS5} = AV_{SS} = 0 V)$$

Table 3-13: Flash Memory Characteristics

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Count start time from rising edge of RESET to FLMD0 <sup>Note</sup>	t <sub>RFCF</sub>		t <sub>OST</sub> + 4500/ f <sub>OSC</sub>			ms
Count execution time	t <sub>COUNT</sub>				7800/f <sub>OSC</sub>	ms
FLMD0 counter High/Low level width	t <sub>CH</sub> ,t <sub>CL</sub>		1			μs

Note: FLMD0 is shared function of the MODE pin.


Figure 3-12: Flash Memory Timing





# 4. Package Drawing

Figure 4-1: Package Drawing



ITEM	MILLIMETERS
Α	16.0±0.2
В	14.0±0.2
С	14.0±0.2
D	16.0±0.2
F	1.00
G	1.00
Н	0.22 <sup>+0.05</sup> -0.04
I	0.08
J	0.5 (T.P.)
K	1.0±0.2
L	0.5±0.2
М	0.17 <sup>+0.03</sup> <sub>-0.07</sub>
N	0.08
Р	$1.40 \pm 0.05$
Q	0.10 ± 0.05
R	3 <sup>+7</sup> -3
S	1.60 MAX
	S100GC-50-8EU-

Data Sheet U17344EE1V1DS00

# 5. Recommended Soldering Conditions

Solder this product under the following recommended conditions.

For details of the recommended soldering conditions, refer to information document Semiconductor Device:

# Mounting Technology Manual (C10535E).

For soldering methods and conditions other than those recommended please consult NEC.

Table 5-1: Soldering Conditions

Soldering Method	Soldering Condition	Symbol of Recommended Soldering Condition
Infrared reflow	Package peak temperature: 235 °C, Time: 10 seconds max., Number of times: 3 max., Number of days: 7 Note	IR35-107-3

Note: After that, prebaking is necessary at 125 °C for 10 hours.

The number of days refers to storage at 25°C, 65% RH MAX after the dry pack has been

opened.

Caution: Do not use two or more soldering methods in combination (except partial heating method).



# 6. Revision History

Version	Date	Author	Remarks	
0.1	2004/09/20	S.Vollhardt	First released version of this document	
		S.Vollhardt	First official release	
		S.Vollhardt	CSIB max speed for master & slave mode corrected	
0.2 200	2004/10/05	2004/10/05	S.Vollhardt	UARTA max speed added
			S.Vollhardt	AC values added
		S.Vollhardt	Flash write / erase time and FLMD0 rise/fall time removed	
			This version replaced the "Preliminary" one U17344EE1V0DS00.	
EE1V1	2005/02/25	2005/02/25	2000/02/20	Table 3-2, DC characteristics, page 19, the value of supply current I <sub>DD11</sub> (max.) has been changed from 85 mA to 90 mA.

μPD70F3178(A) **NEC** 

#### NOTES FOR CMOS DEVICES -

#### (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

# (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.



- The information in this document is current as of February 25, 2005. The information is subject to
  change without notice. For actual design-in, refer to the latest publications of NEC Electronics data
  sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not
  all products and/or types are available in every country. Please check with an NEC Electronics sales
  representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
  written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
  appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).

"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

#### (Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.11-1

μPD70F3178(A) **NEC** 

# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

#### **NEC Electronics America Inc.**

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

#### NEC Electronics (Europe) GmbH

Duesseldorf, Germany Tel: 0211-65 03 1101 Fax: 0211-65 03 1327

#### Sucursal en España

Madrid, Spain Tel: 091-504 27 87 Fax: 091-504 28 60

#### Succursale Française

Vélizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

#### Filiale Italiana

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

#### **Branch The Netherlands**

Eindhoven, The Netherlands Tel: 040-244 58 45 Fax: 040-244 45 80

#### **Branch Sweden**

Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

# United Kingdom Branch

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

#### NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

#### **NEC Electronics Hong Kong Ltd.**

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

#### NEC Electronics Singapore Pte. Ltd.

Singapore

Tel: 65-6253-8311 Fax: 65-6250-3583

#### NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951



# Facsimile Wessage Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free

Organization

From	n:	_	and up-to-date, we readily accept the errors may occur. Despite all the care an precautions we've taken, you ma						
Name				encounter problems in the documentation Please complete this form whenever					
Comp	any			you'd like to report improvements to us.	errors or su	ggest			
Tel.		FAX							
Addres	SS								
				Thank you for yo	ur kind supp	oort.			
NEC Corpo Fax:	America Electronics America Inc. orate Communications Dept. 1-800-729-9288 1-408-588-6130	Hong Kong, Philippin NEC Electronics Hong Fax: +852-2886-9022/	Kong Ltd.	Asian Nations except P NEC Electronics Singapo Fax: +65-6250-3583					
Marke	Dee Electronics (Europe) GmbH et Communication Dept. +49(0)-211-6503-1344	Korea NEC Electronics Hong Seoul Branch Fax: 02-528-4411	Kong Ltd.	Japan NEC Semiconductor Tec Fax: +81- 44-435-9608	hnical Hotline				
		<b>Taiwan</b> NEC Electronics Taiwa Fax: 02-2719-5951	ın Ltd.						
woul	d like to report the follo	wing error/make the	following s	uggestion:					
<b>.</b>		-							
Jocur	nent title:								
Docur	ment number:			Page number:					
f pos:	sible, please fax the ref	erenced page or dra	wing.						
.	Document Rating	Excellent	Good	Acceptable	Poor				
	Clarity								
	Technical Accuracy								

[MEMO]