


**Main Product Characteristics:**

$V_{DSS}$	600V
$R_{DS(on)}$	0.54 $\Omega$ (typ.)
$I_D$	7A <sup>①</sup>


**TO220F**

**Marking and pin Assignment**

**Schematic diagram**
**Features and Benefits:**
**Features:**

- High dv/dt and avalanche capabilities
- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance


**Description:**

The SSF7NS60F series MOSFETs is a new technology, which combines an innovative super junction technology and advance process. This new technology achieves low Rdson, energy saving, high reliability and uniformity, superior power density and space saving.

**Absolute max Rating:**

Symbol	Parameter	Max.	Units
$I_D$ @ TC = 25°C	Continuous Drain Current, $V_{GS}$ @ 10V	7 <sup>①</sup>	A
$I_D$ @ TC = 100°C	Continuous Drain Current, $V_{GS}$ @ 10V	5 <sup>①</sup>	
$I_{DM}$	Pulsed Drain Current <sup>②</sup>	28	
$P_D$ @TC = 25°C	Power Dissipation <sup>③</sup>	32	W
	Linear Derating Factor	0.26	W/°C
$V_{DS}$	Drain-Source Voltage	600	V
$V_{GS}$	Gate-to-Source Voltage	± 30	V
$E_{AS}$	Single Pulse Avalanche Energy @ L=15.2mH	68	mJ
$I_{AR}$	Avalanche Current @ L=15.2mH	3	A
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to + 150	°C

## Thermal Resistance





Symbol	Characterizes	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-case ③	—	3.9	$^{\circ}\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-ambient ( $t \leq 10\text{s}$ ) ④	—	80	$^{\circ}\text{C}/\text{W}$

## Electrical Characterizes @ $T_A=25^{\circ}\text{C}$ unless otherwise specified





Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source breakdown voltage	600	—	—	V	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$
$R_{DS(on)}$	Static Drain-to-Source on-resistance	—	0.54	0.65	$\Omega$	$V_{GS}=10\text{V}, I_D = 4.6\text{A}$
		—	1.57	—		$T_J = 125^{\circ}\text{C}$
$V_{GS(th)}$	Gate threshold voltage	2	—	4	V	$V_{DS} = V_{GS}, I_D = 350\mu\text{A}$
		—	2.82	—		$T_J = 125^{\circ}\text{C}$
$I_{DSS}$	Drain-to-Source leakage current	—	—	1	$\mu\text{A}$	$V_{DS} = 600\text{V}, V_{GS} = 0\text{V}$
		—	—	50		$T_J = 125^{\circ}\text{C}$
$I_{GSS}$	Gate-to-Source forward leakage	—	—	100	nA	$V_{GS} = 30\text{V}$
		—	—	-100		$V_{GS} = -30\text{V}$
$Q_g$	Total gate charge	—	15.1	—	nC	$I_D = 7.3\text{A},$ $V_{DS}=300\text{V},$ $V_{GS} = 10\text{V}$
$Q_{gs}$	Gate-to-Source charge	—	3.8	—		
$Q_{gd}$	Gate-to-Drain("Miller") charge	—	7.0	—		
$t_{d(on)}$	Turn-on delay time	—	11.0	—	ns	$V_{GS}=10\text{V}, V_{DS} = 380\text{V},$ $R_L=52\Omega,$ $R_{GEN}=12\Omega$ $I_D = 7.3\text{A}$
$t_r$	Rise time	—	22.2	—		
$t_{d(off)}$	Turn-Off delay time	—	23.8	—		
$t_f$	Fall time	—	17.8	—		
$C_{iss}$	Input capacitance	—	475	—	pF	$V_{GS} = 0\text{V}$
$C_{oss}$	Output capacitance	—	399	—		$V_{DS} = 25\text{V}$
$C_{rss}$	Reverse transfer capacitance	—	4	—		$f = 1\text{MHz}$

## Source-Drain Ratings and Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	7 ①	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode)	—	—	28	A	
$V_{SD}$	Diode Forward Voltage	—	0.95	1.3	V	$I_S=7.3\text{A}, V_{GS}=0\text{V}$
$t_{rr}$	Reverse Recovery Time	—	123	—	nS	$T_J = 25^{\circ}\text{C}, I_F = 1\text{A}, di/dt =$ $100\text{A}/\mu\text{s}$
$Q_{rr}$	Reverse Recovery Charge	—	638	—	nC	

**Test circuits and Waveforms**
**EAS test circuits:**

**Gate charge test circuit:**

**Switch Time Test Circuit:**

**Switch Waveforms:**

**Notes:**

- ① Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 75A.
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ The power dissipation PD is based on max. junction temperature, using junction-to-case thermal resistance.
- ④ The value of  $R_{\theta JA}$  is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with  $T_A = 25^\circ\text{C}$
- ⑤ These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(\text{MAX})} = 175^\circ\text{C}$ .

**Typical electrical and thermal characteristics**

**Figure 1: Typical Output Characteristics**

**Figure 2. Gate to source cut-off voltage**

**Figure 3. Drain-to-Source Breakdown Voltage vs. Temperature**

**Figure 4: Normalized On-Resistance Vs. Case Temperature**

Typical electrical and thermal characteristics




Figure 5. Maximum Drain Current Vs. Case Temperature




Figure 6. Typical Capacitance Vs. Drain-to-Source Voltage





Figure7. Maximum Effective Transient Thermal Impedance, Junction-to-Case

**Mechanical Data:**
**TO220F PACKAGE OUTLINE DIMENSION**


Symbol	Dimension In Millimeters			Dimension In Inches		
	Min	Nom	Max	Min	Nom	Max
A	9.960	10.160	10.360	0.392	0.400	0.408
A1	7.000			0.276	0.000	0.000
A2	3.080	3.180	3.280	0.121	0.125	0.129
A3	9.260	9.460	9.660	0.365	0.372	0.380
B1	15.670	15.870	16.070	0.617	0.625	0.633
B2	4.500	4.700	4.900	0.177	0.185	0.193
B3	6.480	6.680	6.880	0.255	0.263	0.271
C	3.200	3.300	3.400	0.126	0.130	0.134
C1	15.600	15.800	16.000	0.614	0.622	0.630
C2	9.550	9.750	9.950	0.376	0.384	0.392
D	2.54 (TYP)			1.00 (TYP)		
D1	-	-	1.470	-	-	0.058
D2	0.700	0.800	0.900	0.028	0.031	0.035
D3	0.250	0.350	0.450	0.010	0.014	0.018
E	2.340	2.540	2.740	0.092	0.100	0.108
E1	0.700			0.028		
E2	1.0*45 <sup>0</sup>			1.0*45 <sup>0</sup>		
E3	0.450	0.500	0.600	0.018	0.020	0.024
E4	2.560	2.760	2.960	0.101	0.109	0.117
$\Theta$	30 <sup>0</sup>			30 <sup>0</sup>		

**Ordering and Marking Information**
**Device Marking: SSF7NS60F**

**Package (Available)**  
**TO220F**  
**Operating Temperature Range**  
**C : -55 to 150 °C**

**Devices per Unit**

Package Type	Units/Tube	Tubes/Inner Box	Units/Inner Box	Inner Boxes/Carton Box	Units/ Carton Box
TO220F	50	20	1000	6	6000

**Reliability Test Program**

Test Item	Conditions	Duration	Sample Size
High Temperature Reverse Bias(HTRB)	$T_j=125^{\circ}\text{C}$ to $150^{\circ}\text{C}$ @ 80% of Max $V_{DSS}/V_{CES}/V_R$	168 hours 500 hours 1000 hours	3 lots x 77 devices
High Temperature Gate Bias(HTGB)	$T_j=150^{\circ}\text{C}$ @ 100% of Max $V_{GSS}$	168 hours 500 hours 1000 hours	3 lots x 77 devices

**ATTENTION:**

- Any and all Silikron products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your Silikron representative nearest you before using any Silikron products described or contained herein in such applications.
- Silikron assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all Silikron products described or contained herein.
- Specifications of any and all Silikron products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- Silikron Semiconductor CO.,LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all Silikron products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of Silikron Semiconductor CO.,LTD.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. Silikron believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the Silikron product that you intend to use.
- This catalog provides information as of Dec, 2008. Specifications and information herein are subject to change without notice.

**Customer Service****Worldwide Sales and Service:**

Sales@silikron.com

**Technical Support:**

Technical@silikron.com

**Suzhou Silikron Semiconductor Corp.**

11A, 428 Xinglong Street, Suzhou Industrial Park, P.R.China

**TEL:** (86-512) 62560688

**FAX:** (86-512) 65160705

**E-mail:** Sales@silikron.com