

STS05DTP03

Dual NPN-PNP complementary bipolar transistor

Features


- High gain
- Low V_{CE(sat)}
- Simplified circuit design
- Reduced component count


Applications

- Push-pull or Totem-Pole configuration
- MOSFET and IGBT gate driving
- Motor, relay and solenoid driving

Description

The STS05DTP03 is a hybrid dual NPN-PNP complementary power bipolar transistor manufactured by using the latest low voltage planar technology. The STS05DTP03 is hcused in dual island SO-8 package with separated terminals for higher assembly floxibility, specifically recommended to be used in Push-Pull or Totem Pole configuration as post IGBTs and MOSFETs driver. 210501et








Table 1.	Device summary
----------	----------------

Order code	Marking	Package	Packaging
STS05DTP03	S05DTP03	SO-8	Tape and reel

Electrical ratings 1

Symbol	Parameter	Va	lue	Unit
		NPN	PNP	
V _{CBO}	Collector-base voltage (I _E = 0)	45	-45	V
V _{CEO}	Collector-emitter voltage $(I_B = 0)$	30	-30	V
V_{EBO}	Emitter-base voltage ($I_C = 0$)	6	-6	V
۱ _C	Collector current	5	-5	Α
I _{CM}	Collector peak current (t _P < 5 ms)	10	-10	A
I _B	Base current	1	5	Α
I _{BM}	Base peak current (t _P < 1 ms)	2	-2	Α
P _{TOT}	Total dissipation at T _{amb} = 25 °C single operation		2	W
P _{TOT}	Total dissipation at T _{amb} = 25 °C couple operation	1	.6	W
T _{stg}	Storage temperature	-65 to	o 150	
TJ	Max. operating junction temperature	1:	50	°C
able 3.	Thermal data			

Table 2. Absolute maximum ratings

Table 3. Thermal data

Symbol	Parameter	Value	Unit
${\sf R}_{thj-amb}^{(1)}$	Thermal resistance junction and indian (single operation)	62.5	°C/W
$R_{thj-amb}^{(1)}$	Thermal resistance iunc ion-ambient (dual operation)	78	°C/W

1. When mounted on 1inch² p at 2.2 copper, t < 10 sec obsolete P



2 Electrical characteristics

(T_{CASE} = 25 °C; unless otherwise specified)

Table 4. Q1-NPN electrical characteristics
--

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{СВО}	Collector cut-off current $(I_E = 0)$	V _{CB} = 30 V			10	μA
I _{CEO}	Collector cut-off current $(I_B = 0)$	V _{CE} = 30 V			1	μΑ
I _{EBO}	Emitter cut-off current $(I_B = 0)$	V _{EB} = 6 V			-17	μA
V _{(BR)CEO} ⁽¹⁾	Collector-emitter breakdown voltage ($I_B = 0$)	I _C = 10 mA	30	00,		V
V _{CE(sat)} ⁽¹⁾	Collector-emitter saturation voltage	$I_C = 1 A$ $I_B = 10 \text{ mA}$ $I_C = 3 A$ $I_B = 100 \text{ mA}$ $I_C = 5 A$ $I_B = 250 \text{ mA}$			0.25 0.7 0.7	V V V
V _{BE(sat)} ⁽¹⁾	Base-emitter saturation voltage	I _C = 1 A			1.0	V
h _{FE} ⁽¹⁾	DC current gain		100 100 80	140 100 40	300	

1. Pulsed duration = 300 µs, duty c; c!e ≤1.5 %



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{CBO}	Collector cut-off current $(I_E = 0)$	V _{CB} = -30 V			-10	μA
I _{CEO}	Collector cut-off current $(I_B = 0)$	V _{CE} = -30 V			-1	μA
I _{EBO}	Emitter cut-off current $(I_B = 0)$	V _{EB} = -6 V			-10	μA
V _{(BR)CEO} ⁽¹⁾	Collector-emitter breakdown voltage ($I_B = 0$)	I _C = -10 mA	-30			v
V _{CE(sat)} ⁽¹⁾	Collector-emitter saturation voltage	$\begin{array}{ll} I_{\rm C} = -1 \ {\rm A} & I_{\rm B} = -10 \ {\rm mA} \\ I_{\rm C} = -3 \ {\rm A} & I_{\rm B} = -100 \ {\rm mA} \\ I_{\rm C} = -5 \ {\rm A} & I_{\rm B} = -250 \ {\rm mA} \end{array}$		2	-0 25 -0.7 -0.7	< < <
V _{BE(sat)} ⁽¹⁾	Base-emitter saturation voltage	I _C = -1 A I _B = -10 mA	P'	00	-1.0	V
h _{FE} ⁽¹⁾	DC current gain		100 100 80	140 100 40	300	


F

Table 5. Q2-PNP electrical characteristics	Table 5.	Q2-PNP	electrical	characteristics
--	----------	--------	------------	-----------------

1. Pulsed duration = 300 μs, duty cycle ≤1.5 %

2.1 Electrical characteristics (curves)

Figure 2. DC current gain Q1 NPN transistor Figure 3. DC current gain Q1 NPN transistor



NPN transistor

t(ns)

10²


10¹

10⁰

0

1

e 7. Switching time resistive load Q1 NPN transistor



57

Figure 8. DC current gain Q2 PNP transistor Figure 9. DC current gain Q2 PNP transistor




Figure 10. Collector-emitter saturation voltage Q2 PNP transistor




Figure 12. Switching time resistive load Q2

Figure 11. Base-emitter saturation voltage Q2 PNP transision





Figure 13. Switching time resistive load Q2 PNP transistor





3 Package mechanical data


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and products status are available at: www.st.com. ECOPACK is an ST trademark

obsolete Product(s). Obsolete Product(s)

57

SO-8 n	nechanical	data
--------	------------	------

Dim	Dim. mm		
Dim.	Min.	Тур.	Max.
A			1.75
A1	0.10		0.25
A2	1.25		
b	0.28		0.48
С	0.17		0.23
D	4.80	4.90	5.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.76
е		1.27	Ger
h	0.25		0.50
L	0.40		1.27
L1		1.04	
k	0°		8°
CCC			0.10





4 Revision history

Table 6.Document revision history

Date	Revision	Changes
19-Mar-2009	1	First release

obsolete Product(s). Obsolete Product(s)



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ('ST') reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services are rived herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and service specified herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights 1. g.c. ited under this document. If any part of this document refers to any third party products or services it shall not be deemed a lice set gr. int by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warrary covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONTRIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/CR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FCR & PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR MANY TED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS ON SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERT (CR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BF USEL IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warran y varted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability cr sT.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

