



MOTOROLA

MC14572UB

HEX GATE

The MC14572UB hex functional gate is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired. The chip contains four inverters, one NOR gate and one NAND gate.


- Diode Protection on All Inputs
- Single Supply Operation
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- NOR Input Pin Adjacent to V_{SS} Pin to Simplify Use As An Inverter
- NAND Input Pin Adjacent to V_{DD} Pin to Simplify Use As An Inverter
- NOR Output Pin Adjacent to Inverter Input Pin For OR Application
- NAND Output Pin Adjacent to Inverter Input Pin For AND Application
- Capable of Driving Two Low-power TTL Loads or One Low-Power Schottky TTL Load over the Rated Temperature Range

MAXIMUM RATINGS* (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage	0.5 to + 18.0	V
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	0.5 to V _{DD} - 0.5	V
I _{in} , I _{out}	Input or Output Current (DC or Transient) per Pin	+ 10	mA
P _D	Power Dissipation, per Package	500	mW
T _{stg}	Storage Temperature	- 65 to + 150	C
T _L	Lead Temperature (8-Second Soldering)	260	C

*Maximum Ratings are those values beyond which damage to the device may occur.


†Temperature Derating: Plastic "P and D/DW" Packages: - 7.0 mW/C From 65°C To 125°C
Ceramic "L" Packages: - 12 mW/C From 100°C To 125°C



L SUFFIX
CERAMIC
CASE 620



P SUFFIX
PLASTIC
CASE 648



D SUFFIX
SOIC
CASE 751B


ORDERING INFORMATION

MC14XXXUBCP Plastic
MC14XXXUBCL Ceramic
MC14XXXUBD SOIC

T_A = - 55° to 125°C for all packages.

6

LOGIC DIAGRAM



V_{DD} = Pin 16
V_{SS} = Pin 8

MC14572UB

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Characteristic	Symbol	V _{DD} Vdc	-55°C		25°C		125°C		Unit
			Min	Max	Min	Typ #	Max	Min	
Output Voltage V _{in} = V _{DD} or 0	V _{OL}	5.0	—	0.05	—	0	0.05	—	0.05
		10	—	0.05	—	0	0.05	—	0.05
		15	—	0.05	—	0	0.05	—	0.05
	V _{OH}	5.0	4.95	—	4.95	5.0	—	4.95	—
		10	9.95	—	9.95	10	—	9.95	—
		15	14.95	—	14.95	15	—	14.95	—
Input Voltage (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	V _{IL}	5.0	—	1.0	—	2.25	1.0	—	1.0
		10	—	2.0	—	4.50	2.0	—	2.0
		15	—	2.5	—	6.75	2.5	—	2.5
	V _{IH}	5.0	4.0	—	4.0	2.75	—	4.0	—
		10	8.0	—	8.0	5.50	—	8.0	—
		15	12.5	—	12.5	8.25	—	12.5	—
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	I _{OH}	5.0	-1.2	—	1.0	-1.7	—	-0.7	—
		5.0	-0.25	—	-0.2	-0.36	—	-0.14	—
		10	-1.62	—	-0.5	-0.9	—	-0.35	—
	I _{OL}	15	1.8	—	1.5	-3.5	—	1.1	—
		5.0	0.64	—	0.51	0.88	—	0.36	—
		10	1.6	—	1.3	2.25	—	0.9	—
		15	4.2	—	3.4	8.8	—	2.4	—
Input Current	I _{IN}	15	—	±0.1	—	±0.00001	±0.1	—	±1.0
Input Capacitance (V _{in} = 0)	C _{IN}	—	—	—	—	5.0	7.5	—	pF
Quiescent Current (Per Package)	I _{DD}	5.0	—	0.25	—	0.0005	0.25	—	7.5
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	I _{OL}	10	—	0.5	—	0.0010	0.5	—	15
		15	—	1.0	—	0.0015	1.0	—	30
		5.0	—	—	—	I _T = (1.89 μA/kHz) f + I _{DD}	—	—	μAdc
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	I _T	10	—	—	—	I _T = (3.80 μA/kHz) f + I _{DD}	—	—	μAdc
		15	—	—	—	I _T = (5.68 μA/kHz) f + I _{DD}	—	—	μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


**The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) Vfk$$

where: I_T is in μA (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.006.

PIN ASSIGNMENT



This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

MC14572UB


SWITCHING CHARACTERISTICS* ($C_L = 50 \mu F$, $T_A = 25^\circ C$)

Characteristic	Symbol	V _{DD}	Min	Typ #	Max	Unit
Output Rise Time	t_{TLH}					ns
$t_{TLH} = (3.0 \text{ ns/pF}) C_L + 30 \text{ ns}$		5.0	—	180	360	
$t_{TLH} = (1.5 \text{ ns/pF}) C_L + 15 \text{ ns}$		10	—	90	180	
$t_{TLH} = (1.1 \text{ ns/pF}) C_L + 10 \text{ ns}$		15	—	65	130	
Output Fall Time	t_{THL}					ns
$t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$		5.0	—	100	200	
$t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$		10	—	50	100	
$t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$		15	—	40	80	
Propagation Delay Time	t_{PLH}, t_{PHL}					ns
$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 5 \text{ ns}$		5.0	—	90	180	
$t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 17 \text{ ns}$		10	—	50	100	
$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 15 \text{ ns}$		15	—	40	80	

*The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

FIGURE 1 – SWITCHING TIME TEST CIRCUITS AND WAVEFORMS



6