1,048,576 WORD x 1 Bit High-Speed CMOS Static RAM

FEATURES

· Fast Access Time: 20, 25, 35ns(max.)

· Low Power Dissipation

Standby (TTL): 40mA (max.)

(CMOS): 100µ A (max.) L-ver. only

2mA (max.)

Operating KM611001-20 : 130mA (max.) KM611001-25 : 110mA (max.)

KM611001-25 : 110mA (max.)

- Single 5V \pm 10% power supply

· TTL compatible inputs and outputs

Fully Static Operation

- No clock or refresh required

Three state Output

· Low Data Retention Voltage : 2V(min.) L-ver. only

. Standard Pin Configuration

KM611001P/LP : 28-pin DIP(400mil) KM611001J/LJ : 28-pin SOJ (400mil)


GENERAL DESCRIPTION

The KM611001/L is a 1,048,576-bit high-speed static random access memory organized as 1,048,576 words by 1 bit.

The KM611001/L has separate input and output lines for fast read and write access. The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM611001/L packaged in a 400mil 28-pin plastic DIP or SOJ with the conventional power supply paint.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

	_		 _	
A _o [1	。`	28	V_{CC}
A1 [2		27	A19
A ₂ [3		26	A ₁₈
А3 [4		25	A ₁₇
A4 [5		24	A16
A ₅ [6		23	A_{15}
NC [7		22	A14
A ₆ [8		21	NC
A7 [9		20	A_{13}
A ₈ [10		19	\mathbf{A}_{12}
А9 [11		18	$\boldsymbol{A}_1\cdot$
out [12		17	\mathbf{A}_{10}
WE [13		16	Din
v _{ss} [14		15	cs
	ᆫ		 _	

Pin Name	Pin Function
A0-A19	Address Inputs
WE	Write Enable
CS	Chip Select
DIN	Data Input
D оит	Data Output
Vcc	Power(+5V)
Vss	Ground
NC	No Connection

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	VIN, VOUT	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	PD	1.0	W
Storage Temperature	Tstg	-65 to + 150	°C
Operating Temperature	Ta	0 to 70	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (TA=0 to 70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	٧_
Input High Voltage	ViH	2.2	_	Vcc + 0.5	V
Input Low Voltage	VIL	-0.5*		0.8	٧

^{*} VIL(min.)=-3.0V for \leq 10ns pulse

DC AND OPERATING CHARACTERISTICS

(Ta=0 to 70°C, Vcc=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min	Max	Unit	
Input Leakage Current	out Leakage Current ILI VIN=Vss to Vcc				2	μΑ
Output Leakage Current	tput Leakage Current ILO CS=VIH or WE=VIL Vouт=Vss to Vcc			-	2	μΑ
		Min Cycle, 100% Duty	20ns	-	130	mA
Average Operating Current	lcc	CS=VIL, Io∪τ≈0mA	25ns	-	110	mA
			35ns	-	100	mA
Standby Power	ISB	СS=VIH, Min Cycle		-	40	mA
Supply Current	ÍSB1	CS≥Vcc-0.2V, f=0MHz Vin≤0.2V or Vin≥Vcc-0.2V		-	2	mA
Output Low Voltage	Vol	loL=8mA	-	0.4	٧	
Output High Voltage	Vон	юн=-4mA	2.4	-	٧	


CAPACITANCE (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	Cin	VIN=0V	-	7	pF
Input/Output Capacitance	Соит	Vout=0V	-	7	pF

^{*} Capacitance is sampled and not 100% tested.

TEST CONDITIONS (TA=0 to 70°C, Vcc=5V±10%, unless otherwise specified)

Parameter	Value
Input Pulse Level	0 to 3V
Input Rise and Fall Times	3 ns
Input and Output Timing Reference Levels	1.5 V
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE

2	Symbol	-20		-25		-35		
Parameter		Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	tnc	20		25		35		ns
Address Access Time	taa		20		25		35	ns
Chip Select to Output	tco		20		25		35	ns
Chip Select to Low-A Output	tız	5	_	5		5		ns
Chip Disable to High-Z Output	tHZ	0	12	0	15	0	15	ns
Output Hold from Address Change	tон	3		5		5		ns
Chip Selection to Power Up Time	tpu	0		0		0		ns
Chip Deselection to Power Down Time	tPD		20		25		35	ns




WRITE CYCLE

		-20		-25		-35		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	20		25		35		ns
Chip Select to End of Write	tcw	17		20		30		ns
Address Valid to End of Write	taw	17		20		30		ns
Address Set-up Time	tas	0		0		0		ns
Write Pulse Width	twp	15		20		25		ns
Write Recovery Time	twn	2		3		3		ns
Write to Output High-Z	twz	0	8	0	10	0	12	ns
Data to Write Time Overlap	tow	12		15		20		ns
Data Hold from Write Time	ton	0		0		0		ns
End Write to Output Low-Z	tow	0		0		0		ns


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE (Address Controlled)

(ČE=VIL, WE=VIH)




TIMING WAVEFORM OF READ CYCLE (CS Controlled)



Note (READ CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- At any given temperature and voltage condition, t_{HZ}(max.) is less than t_{LZ}(min.) both for a given device and from device to device.
- Transition is measured ±200mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
- Device is continuously selected with CS=V_{IL}
- 6. Address valid prior to or coincident with CS transition low.

TIMING WAVEFORM OF WRITE CYCLE (WE Controlled)





TIMING WAVEFORM OF WRITE CYCLE (CS Controlled)



Notes (WRITE CYCLE)

- 1. A write occurs during the overlap (twp) of a low $\overline{\text{CS}}$ and low $\overline{\text{WE}}$.
- 2. All write cycle timing is referenced from the last valid address to the first transition address.
- Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- At any given temperature and voltage condition, twz(max.) is less than t_{OW}(min.) both for a given device and from device to device.
- 5. CS or WE must be in high during address transition.

FUNCTIONAL DESCRIPTION

ĊS	WE	Dout PIN	Supply Current	Mode
. н	X*	High-Z	I _{sb} , I _{sb1}	Not Select
L	н	Dout	loc	Read
L	L	High-Z	lcc	Write

^{*}Note: X means Don't Care