Width expansion is accomplished by

logically ANDing the Input Ready

(IR) and the Output Ready (OR)

signals to form composite signals.

FEATURES

- ☐ First-In/First Out (FIFO) using **Dual-Port Memory**
- ☐ Maximum Shift Rate 50 MHz
- ☐ Asychronous and Simultaneous Read and Write
- ☐ Fully Expandable by both Word Depth and for Bit Width
- ☐ Fast Bubble-Through Time 16 ns
- Output Enable Available on L8C403 and L8C404
- ☐ Plug Compatible with IDT7240x, Cypress CY7C40x
- ☐ Package Styles Available:
 - 16/18-pin Plastic DIP
 - 16/18-pin CerDIP
 - 16/18-pin Plastic SOIC
 - 20-pin Plastic LCC
 - 20-pin Ceramic LCC

DESCRIPTION

The L8C401, L8C402, L8C403, and L8C404 are dual-port First-In/First-Out (FIFO) memories. The FIFO memory products are organized as:

L8C401 - 64 × 4-bit

 $L8C402 - 64 \times 5$ -bit

 $L8C403 - 64 \times 4$ -bit with \overline{OE}


 $1.8C404 - 64 \times 5$ -bit with \overline{OE}

Depth expansion is accomplished by tving the data inputs of one device to the data outputs of the previous device. The Input Ready (IR) pin of the receiving device is connected to Data is shifted into the FIFO through the Shift Out (SO) pin of the sending device and the Output Ready (OR) pin of the sending device to the Shift In (SI) pin of the receiving device.

> The FIFOs are designed with completely asychronous read and write operations, allowing the FIFO to be used as data buffers between two digital systems of differing operating speeds. The 50 MHz data rate is ideal for high-speed communication and controller applications.

Latchup and static discharge protection is provided on-chip. The FIFOs can withstand an injection current of up to 200 mA on any pin without damage.

4-bit or 5-bit Data Input (D0-D3, D4) pins on the rising edge of the Shift In (SI) signal. The stored data stack up at the Data Output (O0-O3, O4) pins in the same order as it entered. When the Shift Out (SO) signal is LOW, data at the next to last word shifts to the output while all other data shift down one location in the stack. The input Ready (IR) signal agts as allag to indicate whether the input is ready to accept new data (TR > J TKH), or to indicate when the RFQ is full (IR = LOW). The Output Ready (OR) signal acts as a flag to indicate whether the output contains valid data (OR = MGH) or to indicate when the FIFO is empty (OR = LOW). The IR and OR signals are also used to provide a signal for cascading.





FIFO Products

65°C to +150°C
–55°C to +125°C
0.5 V to +7.0 V
0.5 V to +7.0 V
–3.0 V to +7.0 V
1.0 W
20 mA
> 200 mA

OPERATING CONDITIONS To meet spe								
Mode	Temperature Range (Ambient)	Supply Voltage (Vcc)						
Active Operation, Commercial	0°C to +70°C	5.0 V ±10%						
Active Operation, Military	-55°C (0 + 125°C)	5.0 V ±10%						

ELECT	RICAL CHARACTERISTICS	Over Operating Conditions				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
У он	Output High Voltage	John = -4.0 mA, Vcc = Min.	2.4			V
V OL	Output Low Voltage	Not = 8.0 mA, Vcc = Min.			0.4	V.
V IH	Input High Voltage		2.0		6.0	V
VIL	Input Low Voltage	(Note 3)	-3.0		0.8	V
lix	Input Leakage Current	GND ≤ Vin ≤ Vcc (Note 3)	-10		+10	μΑ
los	Output Short Current	Vout = GND, Vcc = Max. (Note 4)	-20		-90	mA
loz	Output Leakage Current	GND ≤ VOUT ≤ VCC, VCC = 5.5 V Output Disabled (L8C403 and L8C404)	-50		+50	μА
Icc	Vcc Current	Vcc = Max., f = 10 MHz (Notes 5, 6, 13, 14)		-	35	mA
Cin	Input Capacitance	Ambient Temp = 25°C, VCC = 4.5 V			5	рF
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 8)			7	рF

OPERATING DESCRIPTION

CONCEPT

Unlike traditional FIFOs, these devices are designed using a dual-port memory, read and write pointer, and control logic. The read and write pointers are incremented by the Shift Out (SO) and Shift In (SI) respectively. The availability of an empty space to shift data into is indicated by the Input Ready (IR) signal, while the presence of data at the output is indicated by the Output Ready (OR) signal. The conventional concept of bubble through is absent. Instead the delay for input data to appear at the output is the time required to move a pointer and propagate an Output Ready (OR) signal. The Output Enable (OE) signal provides the capacity to OR tie multiple FIFOs together on a common bus.

RESETTING THE FIFO

Upon power up, the FIFO must be reset with a Master Reset (\overline{MR}) signal. This causes the FIFO to enter an empty condition signified by the Output Ready (OR) signal being LOW at the same time the Input Ready (IR) signal is HIGH. In this condition, the data outputs (Q0–Q3, Q4) will be in a LOW state.

SHIFT IN (SI) DATA

Data is shifted in on the rising edge of the Shift In (SI) signal. This loads input data into the first word location of the FIFO. On the falling edge of the Shift In (SI) signal, the write pointer is moved to the next word position and the Input Ready (IR) signal goes HIGH indicating the readiness to accept new data. If the FIFO is full, the Input Ready (IR) will remain LOW until a word of data is shifted out.

SHIFT OUT (SO) DATA

Data is shifted out of the FIFO on the falling edge of the Shift Out (SO) signal. This causes the internal road pointer to be advanced to the next word location. It data is present, valid data will appear on the output and the Output Ready (OR) signal will go HGH. If data is not present, the Output Ready (OR) signal will stay LOW indicating the FIFO is empty. Joon the rising edge of Shift Out (SO), the Output Ready (OR) signal goes LOW. Previous data remains on the output until the falling edge of Shift Out (SO).

BUBBLE THROUGH

Two bubble through conditions exists. The first is when the device is empty. After a word is shifted into an empty device, the data propagates to the output. After a delay, the Output Ready (OR) flag goes HIGH indicating valid data at the output.

The second bubble through condition occurs when the device is full. Shifting data out creates an empty location which propagates to the input. After a delay, the Input Ready (IR) flag goes HIGH. If the Shift In (SI) signal is HIGH at this time, data on the input will be shifted in.

APPLICATION OF THE 25-50 MHz FIFOs

Application of the FIFO requires attention to characteristics not easily specified in a data sheet, but necessary for reliable operation under all conditions.

When an empty FIFO is filled with initial information, at maximum "shift in" (SI) frequency, followed by immediate shifting out of the data also at maximum "shift out" (SO) frequency, the designer must be aware of a window of time which follows the initial rising edge of the "output ready" (OR) signal during which the SO signal is not recognized. This condition exists only at high speed operation where more than one SO may be generated inside the prohibited window. This condition does not inhibit the operation of the FIFO at full frequency operation, but rather delays the full 25–50 MHz operation until after the window has passed

There are several implementation techniques to manage the window so that all SQ signals are recognized:

- 1. The first involves delaying the SO operation such that it does not occur in the critical window. This can be accomplished by causing a delay "thitiated by the SI signal only when the FII O is empty" to inhibit or gate the SO activity. This, however, requires that the SO operation at least temporarily be synchronized with the input SI operation. In synchronous applications, this may well be possible and a valid solution.
 - Another solution not uncommon in synchronous applications is to only begin shifting data out of the FIFO when it is areater than half full. This is a common method of FIFO application, as earlier FIFOs could not be operated at maximum frequency when near full or empty. Although Logic Devices FIFOs do not have this limitation, any system design in this manner will not encounter the window condition described above.
- 3. The window may also be managed by not allowing the first SO signal to occur until the window in question has passed. This can be accomplished by delaying the SO from the rising edge of the initial "output ready" (OR) signal. This, however, involves the requirement that this only occurs on the first occurrence of data being loaded into the FIFO from any empty condition and therefore requires the knowledge of "input ready" (IR) and (SI) conditions as well as (SO).
- 4. Handshaking with the OR signal can be a third method of avoiding the window in question. With this technique, the rising edge of SO, or the fact that the SO signal is HIGH, will cause the OR signal to go LOW. The SO signal is not taken LOW again, advancing the internal pointer to the next data, until the OR signal goes LOW. This assures that the SO pulse that is initiated in the window will be automatically extended sufficient time to be recognized.
- 5. There remains the decision as to what signal will be used to latch the data from the output of the FIFO into the receiving source. The leading edge of the OR signal is most appropriate because data is guaranteed to be stable prior to and after the OR leading edge for each FIFO. This is a solution for any number of FIFOs in parallel.


Any of the above solutions will provide a solution for correct operation of a Logic Devices' FIFO at 25–50 MHz. The specific implementation is left to the designer and dependent on the specific application needs.




= FIFO Products

SWITCHING CHARACTERISTICS Over Operating Range (ns except as noted) (Note 9)

TIMING	Timing References													
,	Parameter	L8C401/402/403/404-												
		15 (MHz)		20 (MHz)		25 (MHz)		35 (MHz)		50 (MHz)			
Symbol		Min	Max	Min	Mex	Min	Mex	Min	Mex	Min	Mex			
fo	Operating Frequency (in MHz) (Note 17)		15		20		25		35		50			
twhwL	Shift In High to Shift In Low (Note 10)	11		11		11		9		9				
twLwH	Shift In Low to Shift In High (Note 10)	25		24		24		17		11				
tWLFH	Shift In Low to Input Ready High		40		35		28		20		18			
tw HFL	Shift In High to Input Ready Low		35		28		21		18		18			
twhov	Shift In High to Data Valid (Note 10)	30		25		20		15		13				
tDVWH	Data Valid to Shift In High (Note 10)	0		0		0		0		0				
tRHRL	Shift Out High to Shift Out Low (Note 10)	11		11		, 11		9		9				
tRLRH	Shift Out Low to Shift Out High	25		24	,	24		17		11				
tRLEH	Shift Out Low to Output Ready High		40	*	38	N	34		20		18			
tRHEL	Shift Out High to Output Ready Low		35	_	28		19		18		18			
tRLQV	Shift Out Low to Output Valid (Next Word)		55		45		35		25		17			
tRLQX	Shift Out Low to Output Change (Previous Word) (Note 10)	5		5		5		5		5				
toveh	Output Valid to Output Ready High (Note 10)	0	<	B		0		0		0				









SWITCHING CHARACTERISTICS Over Operating Range (ns except as noted) (Note 9)

	Parameter	L8C401/402/403/404-										
		15 (MHz)) 20 (MHz)		25 (MHz)		35 (MHz)		50 (MHz)	
Symbol		Min	Mex	Min	Max	Min	Mex	Min	Mex	Min	Max	
tMLMH	Master Reset Low to Master Reset High (Notes 10, 11)	25		25		25		25		20		
tMLFH	Master Reset Low to Input Ready High		35		35	h	35		28		25	
t MLEL	Master Reset Low to Output Ready Low		35		35	//	35		28		25	
tMHWH	Master Reset High to Shift In High (Note 10)	25		20		0/4		10		10		
tMLQL	Master Reset Low to Output Low or Zero		35	6	30	17	25		20		20	
tonaz	Output Enable High to Output High Z (Notes 15, 16)		25,	1	20	<u> </u>	15		12		12	
toLav	Output Enable Low to Output Valid (Notes 15, 16)		30	\bigvee	25	P —	20		15		12	









SWITCHING CHARACTERISTICS Over Operating Range (ns except as noted) (Note 9)

TIMING	Timing References											
	ool Parameter	L8C401/402/403/404-										
		15 (MHz)		20 (MHz)		25 (MHz)) 35 (MHz)		50 (MHz)	
Symbol		Min	Max	Min	Max	Min	Mex	Min	Max	Min	Mex	
t BT	Bubble Through Time		65		55		40		28		16	
t EHEL	Output Ready High to Output Ready Low (Note 18)	9		9		. 9		9		9		
toven	Output Valid to Output Ready High	0	1	0		70	<u> </u>	0		0		
t FHFL	Input Ready High to Input Ready Low (Note 18)	9		9	~	// 9		9		9	i	
t DVFH	Data Valid to Input Ready High (Note 10)	5	<u> </u>	5		15		3	1	3		
t FHDV	Input Ready High to Data Valid (Note 10)	30		25	DT.	20	1	15	-	13		







NOTES

- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at –0.6 V. A current in excess of 100 mA is required to reach –2 V. The device can withstand indefinite operation with inputs as low as –3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Duration of the output short circuit should not exceed 30 seconds.
- 5. 'Typical' supply current values are not shown but may be approximated. At a VCC of +5.0 V, an ambient temperature of +25°C and with nominal manufacturing parameters, the operating supply currents will be approximately 3/4 or less of the maximum values shown.
- 6. Tested with outputs open and data in puts changing at the specified read and write cycle rate. The device is neither full or empty for the test.
- 7. Tested with outputs open in the worst static input control signal combination.
- 8. These parameters are guaranteed but not 100% tested.
- 9. Test conditions assume input transition times of 5 ns or less, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example,

trum. Is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

- 11. When cascading devices, the reset pulse width must be increased to equal tMLMH + tMLEL.
- 12. It is not recommended that Logic Devices and other vendor parts be cascaded together. The parts are designed to be pinfor-pin compatible but temperature and voltage compensation may vary from vendor to vendor. Logic Devices can only guarantee the cascading of Logic Devices parts to other Logic Devices parts.
- 13. Tested with output open and minimum capacitance. OE is high for 180-103 and L8C404.
- 14. Icc of devices running at high frequencies can be calculated using the following equation:


Commercials


Icc = 35 m λ (1.5 m Λ × [f – 10 MHz] Military:


 $lco = 40 \text{ mas} + (1.5 \text{ mA} \times [f - 10 \text{ MHz}]$

15. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.

- 16. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 17. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01~\mu\text{F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.







18. The user must be aware that there is no true minimum value for teres. and there.. These pulses may be slight during high load under certain operating conditions and lot variations.

Lôgic

