

## Features

- Key Parameters Optimized for Class-D Audio Amplifier Applications
- Low  $R_{DS(ON)}$  for Improved Efficiency
- Low  $Q_G$  and  $Q_{SW}$  for Better THD and Improved Efficiency
- Low  $Q_{RR}$  for Better THD and Lower EMI
- 175°C Operating Junction Temperature for Ruggedness
- Can Deliver up to 200W per Channel into 8Ω Load in Half-Bridge Configuration Amplifier

Key Parameters		
$V_{DS}$	150	V
$R_{DS(ON)}$ typ. @ 10V	80	mΩ
$Q_g$ typ.	13	nC
$Q_{sw}$ typ.	5.1	nC
$R_{G(int)}$ typ.	2.4	Ω
$T_J$ max	175	°C

## Description

This Digital Audio MOSFET is specifically designed for Class-D audio amplifier applications. This MOSFET utilizes the latest processing techniques to achieve low on-resistance per silicon area. Furthermore, Gate charge, body-diode reverse recovery and internal Gate resistance are optimized to improve key Class-D audio amplifier performance factors such as efficiency, THD and EMI. Additional features of this MOSFET are 175°C operating junction temperature and repetitive avalanche capability. These features combine to make this MOSFET a highly efficient, robust and reliable device for ClassD audio amplifier applications.

## Absolute Maximum Ratings


	Parameter	Max.	Units
$V_{DS}$	Drain-to-Source Voltage	150	V
$V_{GS}$	Gate-to-Source Voltage	±20	
$I_D$ @ $T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS}$ @ 10V	17	A
$I_D$ @ $T_C = 100^\circ\text{C}$	Continuous Drain Current, $V_{GS}$ @ 10V	12	
$I_{DM}$	Pulsed Drain Current ①	51	
$P_D$ @ $T_C = 25^\circ\text{C}$	Power Dissipation ④	80	W
$P_D$ @ $T_C = 100^\circ\text{C}$	Power Dissipation ④	40	
	Linear Derating Factor	0.5	W/°C
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to + 175	°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

## Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ④	—	1.88	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient ④	—	62	

**Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)**


	Parameter	Min.	Typ.	Max.	Units	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	150	---	---	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	---	0.19	---	V/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	---	80	95	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 10A ③
V <sub>GS(th)</sub>	Gate Threshold Voltage	3.0	---	4.9	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 50μA
ΔV <sub>GS(th)</sub> /ΔT <sub>J</sub>	Gate Threshold Voltage Coefficient	---	-13	---	mV/°C	
I <sub>DSS</sub>	Drain-to-Source Leakage Current	---	---	20	μA	V <sub>DS</sub> = 150V, V <sub>GS</sub> = 0V
		---	---	250		V <sub>DS</sub> = 150V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	---	---	100	nA	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage	---	---	-100		V <sub>GS</sub> = -20V
g <sub>fs</sub>	Forward Transconductance	14	---	---	S	V <sub>DS</sub> = 10V, I <sub>D</sub> = 10A
Q <sub>g</sub>	Total Gate Charge	---	13	20	nC	V <sub>DS</sub> = 75V V <sub>GS</sub> = 10V I <sub>D</sub> = 10A See Fig. 6 and 19
Q <sub>gs1</sub>	Pre-V <sub>th</sub> Gate-to-Source Charge	---	3.3	---		
Q <sub>gs2</sub>	Post-V <sub>th</sub> Gate-to-Source Charge	---	0.95	---		
Q <sub>gd</sub>	Gate-to-Drain Charge	---	4.1	---		
Q <sub>godr</sub>	Gate Charge Overdrive	---	4.7	---		
Q <sub>sw</sub>	Switch Charge (Q <sub>gs2</sub> + Q <sub>gd</sub> )	---	5.1	---		
R <sub>G(int)</sub>	Internal Gate Resistance	---	2.4	---	Ω	
t <sub>d(on)</sub>	Turn-On Delay Time	---	7.0	---	ns	V <sub>DD</sub> = 75V, V <sub>GS</sub> = 10V ③ I <sub>D</sub> = 10A R <sub>G</sub> = 2.4Ω
t <sub>r</sub>	Rise Time	---	13	---		
t <sub>d(off)</sub>	Turn-Off Delay Time	---	12	---		
t <sub>f</sub>	Fall Time	---	7.8	---		
C <sub>iss</sub>	Input Capacitance	---	800	---	pF	V <sub>GS</sub> = 0V V <sub>DS</sub> = 50V f = 1.0MHz, See Fig.5 V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0V to 120V
C <sub>oss</sub>	Output Capacitance	---	74	---		
C <sub>rss</sub>	Reverse Transfer Capacitance	---	19	---		
C <sub>oss</sub>	Effective Output Capacitance	---	99	---		
L <sub>D</sub>	Internal Drain Inductance	---	4.5	---	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L <sub>S</sub>	Internal Source Inductance	---	7.5	---		



**Avalanche Characteristics**

	Parameter	Typ.	Max.	Units
E <sub>AS</sub>	Single Pulse Avalanche Energy②	---	73	mJ
I <sub>AR</sub>	Avalanche Current ⑤	See Fig. 14, 15, 17a, 17b		A
E <sub>AR</sub>	Repetitive Avalanche Energy ⑤			mJ


**Diode Characteristics**

	Parameter	Min.	Typ.	Max.	Units	Conditions
I <sub>S</sub> @ T <sub>C</sub> = 25°C	Continuous Source Current (Body Diode)	---	---	17	A	MOSFET symbol showing the integral reverse p-n junction diode.
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	---	---	51		
V <sub>SD</sub>	Diode Forward Voltage	---	---	1.3	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 10A, V <sub>GS</sub> = 0V ③
t <sub>rr</sub>	Reverse Recovery Time	---	64	96	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 10A
Q <sub>rr</sub>	Reverse Recovery Charge	---	160	240	nC	di/dt = 100A/μs ③







**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance vs. Temperature




**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current vs. Case Temperature




**Fig 10.** Threshold Voltage vs. Temperature




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 12.** On-Resistance Vs. Gate Voltage



**Fig 13.** Maximum Avalanche Energy Vs. Drain Current



**Fig 14.** Typical Avalanche Current Vs. Pulsewidth



**Fig 15.** Maximum Avalanche Energy Vs. Temperature



**Notes on Repetitive Avalanche Curves , Figures 14, 15:**  
(For further info, see AN-1005 at [www.irf.com](http://www.irf.com))

1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as neither  $T_{jmax}$  nor  $I_{av}$  (max) is exceeded
3. Equation below based on circuit and waveforms shown in Figures 17a, 17b.
4.  $P_{D(ave)}$  = Average power dissipation per single avalanche pulse.
5.  $B_V$  = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6.  $I_{av}$  = Allowable avalanche current.
7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 14, 15).  
 $t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$   
 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see figure 11)


$$P_{D(ave)} = 1/2 ( 1.3 \cdot B_V \cdot I_{av} ) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot B_V \cdot Z_{th}]$$


$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$




**Fig 16.** Diode Reverse Recovery Test Circuit for HEXFET® Power MOSFETs




**Fig 17a.** Unclamped Inductive Test Circuit




**Fig 17b.** Unclamped Inductive Waveforms




**Fig 18a.** Switching Time Test Circuit



**Fig 18b.** Switching Time Waveforms



**Fig 19a.** Gate Charge Test Circuit



**Fig 19b** Gate Charge Waveform

