2M x 40 Bit Dynamic Random Access Memory Module for Error Correction Applications

The MCM40200 is an 80M dynamic random access memory (DRAM) module organized as 2,097,152 x 40 bits. The module is a double–sided 72–lead single–in–line memory module (SIMM) consisting of twenty MCM54400AN DRAMs housed in 20/26 J–lead small outline packages (SOJ), mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted under each DRAM. The MCM54400AN is a CMOS high–speed dynamic random access memory organized as 1,048,576 four–bit words and fabricated with CMOS silicon–gate process technology.

- Three-State Data Output
- Early-Write Common I/O Capability
- · Fast Page Mode Capability
- · TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: 16 ms (Max)
- Consists of Twenty 1M x 4 DRAMs, and Twenty 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM40200-60 = 60 ns (Max) MCM40200-70 = 70 ns (Max)
- Low Active Power Dissipation: MCM40200–60 = 6.71 W (Max)
 MCM40200–70 = 5.61 W (Max)
- Low Standby Power Dissipation: TTL Levels = 220 mW (Max)
 CMOS Levels = 110 mW (Max)

PIN NAM	IES
A0 – A9	DQ0 - DQ39 Data Input/Output PD1 - PD5 Presence Detect W Read/Write Input G Output Enable VSS Ground


All power supply and ground pins must be connected for proper operation of the device.


PIN ASSIGNMENTS

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	٧ss	13	A1	25	DQ13	37	DQ19	49	DQ22	61	DQ33
2	DQ0	14	A2	26	DQ14	38	DQ20	50	DQ23	62	DQ34
3	DQ1	15	A3	27	DQ15	39	VSS	51	DQ24	63	DQ35
4	DQ2	16	A4	28	A7	40	CAS0	52	DQ25	64	DQ36
5	DQ3	17	A 5	29	DQ16	41	NC	53	DQ26	65	DQ37
6	DQ4	18	A6	30	VCC	42	NC	54	DQ27	66	DQ38
7	DQ5	19	Ğ	31	A8	43	CAS1	55	DQ28	67	PD1
8	DQ6	20	DQ8	32	A 9	44	RAS0	56	DQ29	68	PD2
9	DQ7	21	DQ9	33	NC	45	HAS1	57	DQ30	69	PD3
10	VCC	22	DQ10	34	NC	46	DQ21	58	DQ31	70	PD4
11	PD5	23	DQ11	35	DQ17	47	W	59	VCC	71	DQ39
12	A0	24	DQ12	36	DQ18	48	ECC	60	DQ32	72	VSS


REV 3

MCM40200





2M x 40 BLOCK DIAGRAM



PRESENCE DETECT PIN OUT							
Pin Name	60 ns	70 ns					
PD1	NC	NC					
PD2	NC	NC					
PD3	NC	Vss					
PD4	NC	NC					
PD5	NC	NC					
ECC	v_{SS}	Vss					

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 1 to + 7	V
Voltage Relative to VSS (For Any Pin Except VCC)	V _{in} , V _{out}	- 1 to + 7	٧
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	9.15	W
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 55 to + 125	, C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
	V _{SS}	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	٧
Logic Low Voltage, All Inputs	V _{IL}	- 1.0	_	0.8	V

DC CHARACTERISTICS AND SUPPLY CURRENTS

Characterisi	lic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	MCM40200-60, t _{RC} = 110 ns MCM40200-70, t _{RC} = 130 ns	ICC1	_	1220 1020	mA	1
V _{CC} Power Supply Current (Standby) (RAS = C	ĀŠ = V _{IH})	ICC2		40	mA	
V _{CC} Power Supply Current During RAS only Refresh Cycles	MCM40200-60, t _{RC} = 110 ns MCM40200-70, t _{RC} = 130 ns	ССЗ	_	1220 1020	mA	1
V _{CC} Power Supply Current During Fast Page Mode Cycle	MCM40200-60, tpc = 45 ns MCM40200-70, tpc = 45 ns	ICC4	1 1	720 720	mA	1, 2, 3
V _{CC} Power Supply Current (Standby) (RAS = C	CAS = V _{CC} - 0.2 V)	ICC5	-	20	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle	MCM40200-60, t _{RC} = 110 ns MCM40200-70, t _{RC} = 130 ns	ICC6		1220 1020	mA	1
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})		llkg(l)	- 200	200	μА	
Output Leakage Current (CAS at Logic 1, V _{SS} ≤ V _{Out} ≤ V _{CC})			- 20	20	μА	
Output High Voltage (IOH = - 5 mA)		Voн	2.4	-	٧	
Output Low Voltage (I _{OL} = 4.2 mA)		VOL	-	0.4	V	

NOTES:

- 1. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 2. Measured with one address transition per page mode cycle.
- 3. Assumes both banks not refreshed simultaneously.

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{A} = 25^{\circ}\text{C, V}_{CC} = 5\text{ V, Periodically Sampled Rather Than 100\% Tested)}$

	Characteristic		Symbol	Min	Max	Unit
Input Capacitance		A0 – A9	CI1	_	110	pF
	RASO, RAS1, CAS	₩, Ğ 50, CAS1	C _{I2} C _{I3}		150 80	
I/O Capacitance	DQ	0 – DQ39	C _{DQ1}	_	24	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I \Delta t / \Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A \pm 0 to 70°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, 4, and 5)

	Symbol		MCM40	200-60	MCM40	200–70		
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	110		130		ns	6
Read-Write Cycle Time	†RELREL	tRWC	165	_	185		ns	6
Fast Page Mode Cycle Time	†CELCEL	tPC	45	_	45		ns	
Fast Page Mode Read-Write Cycle Time	tCELCEL.	^t PRWC	95	_	100	-	ns	
Access Time from RAS	^t RELQV	tRAC	_	60		70	ns	7, 8
Access Time from CAS	tCELQV	tCAC		20		20	ns	7, 9
Access Time from Column Address	tavqv	†AA	-	30		35	ns	7, 10
Access Time from Precharge CAS	^t CEHQV	tCPA	_	40	_	40	ns	7
CAS to Output in Low-Z	†CELQX	[†] CLZ	0	-	0	-	ns	7
Output Buffer and Turn-Off Delay	tCEHQZ	tOFF	0	20	0	20	ns	11
Transition Time (Rise and Fall)	tŢ	t _Ţ	3	50	3	50	ns	
RAS Precharge Time	tREHREL	t _{RP}	40	_	50		ns	
RAS Pulse Width	RELREH	tRAS	60	10 k	70	10 k	ns	
RAS Pulse Width (Fast Page Mode)	tRELREH	tRASP	60	200 k	70	200 k	ns	
RAS Hold Time	[†] CELREH	trsh	20	_	20	-	ns	
CAS Hold Time	[†] RELCEH	†CSH	60	_	70	_	ns	
CAS Precharge to RAS Hold Time	[†] CEHREH	[†] RHCP	40		40	-	ns	
CAS Pulse Width	[†] CELCEH	1CAS	20	10 k	20	10 k	ns	
RAS to CAS Delay Time	†RELCEL	[†] RCD	20	40	20	50	ns	12
RAS to Column Address Delay Time	†RELAV	tRAD	15	30	15	35	ns	13
CAS to HAS Precharge Time	^t CEHREL	tCRP	5		5	_	ns	
CAS Precharge Time	†CEHCEL	t _{CP}	10		10	_	ns	
Row Address Setup Time	†AVREL	†ASR	0	_	0	_	ns	
Row Address Hold Time	tRELAX	^t RAH	10	_	10		ns	
Column Address Setup Time	†AVCEL	†ASC	0		0	_	ns	
Column Address Hold Time	†CELAX	^t CAH	15		15	-	ns	
Column Address to RAS Lead Time	tavreh	tRAL	30		35	_	ns	

NOTES:

- (continued)
- 1. VIH (min) and VII (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- 5. To avoid bus contention and potential damage to the module, RAS0 and RAS1 may not be active low simultaneously.
- 6. The specification for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq TA \leq 70°C) is ensured.
- 7. Measured with a current load equivalent to 2 TTL ($-200\,\mu\text{A}$, $+4\,\text{mA}$) loads and 100 pF with the data output trip points set at $V_{OH} = 2.0\,\text{V}$ and $V_{OL} = 0.8 V$.
- 8. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 9. Assumes that t_{RCD} ≥ t_{RCD} (max).
- 10. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- 11. tope (max) and/or toz (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage
- 12. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- 13. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified tRAD (max), then access time is controlled exclusively by tAA.


MCM40200


READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Sym	ibol	MCM40	MCM40200-60		MCM40200-70		
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Read Command Setup Time	tWHCEL	tRCS	0		0	_	ns	-
Read Command Hold Time Referenced to CAS	†CEHWX	[†] RCH	0	_	0	-	ns	14
Read Command Hold Time Referenced to RAS	¹ REHWX	^t RRH	0	_	0	_	ns	14
Write Command Hold Time Referenced to CAS	[†] CELWH	tWCH	10	_	15		ns	
Write Command Pulse Width	tWLWH	tWP	10	_	15		ns	
Write Command to RAS Lead Time	^t WLREH	†RWL	20	=	20	_	ns	
Write Command to CAS Lead Time	^t WLCEH	†CWL	20	_	20		ns	
Data in Setup Time	†DVCEL	[†] DS	0	_	0	_	ns	15
Data in Hold Time	†CELDX	^t DH	15	_	15	_	ns	15
Refresh Period	†RVRV	^t RFSH	_	16	_	16	ms	
Write Command Setup Time	†WLCEL	twcs	0	_	0	_	ns	16
CAS to Write Delay	tCELWL	tCWD	50	_	50	_	ns	16
RAS to Write Delay	^t RELWL	tRWD	90	_	100	_	ns	16
Column Address to Write Delay Time	tavwl	†AWD	60	_	65	_	ns	16
CAS Precharge to Write Delay Time (Page Mode)	†CEHWL	tCPWD	70	_	70		ns	16
CAS Setup Time for CAS Before RAS Refresh	[†] RELCEL	¹ CSR	5		5		ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	¹ CHR	15		15		ns	
RAS Precharge to CAS Active Time	[†] REHCEL	^t RPC	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	†CEHCEL	¹ CPT	30		40	-	ns	
RAS Hold Time Referenced to G	[†] GLREH	^t ROH	10		10	_	ns	
G Access Time	†GLQV	t _{GA}		20	T -	20	ns	
G to Data Delay	t _{GLHDX}	t _{GD}	20		20		ns	
Output Buffer Turn-Off Delay Time from G	[†] GHQZ	†GZ	0	20	0	20	ns	11
G Command Hold Time	twlgl	†GH	20	_	20	_	ns	


NOTES:

- 14. Either I_{RRH} or t_{RCH} must be satisfied for a read cycle.
 15. These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write or read–write cycles.
- 16. tWCS, tRWD, tCWD, tAWD, and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle: if $L_{QWD} \ge L_{QWD}$ (min), $L_{RWD} \ge L_{RWD}$ (min), $L_{RWD} \ge L_{RWD}$ (min), $L_{RWD} \ge L_{RWD}$ (min), and $L_{QWD} \ge L_{RWD}$ (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.







FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE




FAST PAGE MODE READ-WRITE CYCLE



RAS ONLY REFRESH CYCLE (W and G are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (G and A0 – A9 are Don't Care)




MOTOROLA DRAM

MCM40200
4–261


HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds or 128 milliseconds in case of low power device with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ($\overline{\text{CAS}}$), and column address strobe ($\overline{\text{CAS}}$), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 word locations in the device. $\overline{\text{RAS}}$ active transition is followed by $\overline{\text{CAS}}$ active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the module: RAS-only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{H}) , (V_{H}) , (V_{RCS}) (minimum) before the $\overline{\text{CAS}}$ active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both CAS and output enable (G) control read access time: CAS must be active before or at tRCD maximum and G must be active ttRAC – tGA (both minimum) after RAS active transition to guarantee valid data out (Q) at tRAC (access time from RAS active transition). If the tRCD maximum is exceeded and/or G active transition does not occur in time, read access time is determined by either the CAS or G clock active transition (tCAC or tGA).

The RAS and CAS clocks must remain active for a minimum time of tras and tras. respectively, to complete the read cycle. W must remain high throughout the cycle, and for time trans or trace at the transition, respectively, to maintain the data at that bit location. Once RAS

transitions to inactive, it must remain inactive for a minimum time of tpp to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the $\overline{\text{CAS}}$ and $\overline{\text{G}}$ clocks are active. When either the $\overline{\text{CAS}}$ or $\overline{\text{G}}$ clock transitions to inactive, the output will switch to High Z (three-state) toper or tgZ after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}) . Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains in three–state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data–out buffers and \overline{G} disabled

A late write cycle (referred to as $\overline{G}-$ controlled write) occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, (tRCD + tCWD + tRWL + 2tT) \leq tRAS, if other timing minimums (tRCD, tRWL, and tT) are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but outputs are switched off by \overline{G} inactive transition, which is required to write to the device. Q may be indeterminate — see note 15 of AC Operating Conditions table. \overline{RAS} and \overline{CAS} must remain active for tRWL and tCWL, respectively, after \overline{W} active transition to complete the write cycle. \overline{G} must remain inactive for tGH after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read–write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for t_{CWD} minimum after the \overline{CAS} active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular \overline{RAS} clock access time, t_{RAC} . Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between V_{IH} and V_{IL} . The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read—write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP}, while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the

first page mode cycle (tpc or tpgwc). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by thasp. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM40200 require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM40200. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM40200.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decodes. Three other methods of refresh. RAS-only refresh. CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was

in during the previous cycle (hidden refresh). W must be inactive for time twop before and time two after RAS active transition to prevent switching the device into a test mode cycle

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding CAS active at the end of a read or write cycle, while RAS cycles inactive for tpp and back to active, starts the hidden refresh. This is essentially the execution of a CAS before BAS refresh from a cycle in progress (see Figure 1). Wis subject to the same conditions with respect to RAS active transition (to prevent test mode entry) as in CAS before RAS refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write 0s into all memory cells with normal write mode.
- 2. Select a column address, read 0 out and write 1 into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024
- 3. Read the 1s which were written in step two in normal read mode
- 4. Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- 5. Read 0s which were written in step four in normal read
- Repeat steps one through five using complement data.




Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)

MCM 40200 Х XX Motorola Memory Prefix Speed (60 = 60 ns, 70 = 70 ns)Part Number Package (AS = SIMM, ASG = Gold Pad SIMM) MCM40200ASG60 Full Part Numbers - MCM40200AS60 MCM40200AS70 MCM40200ASG70

MOTOROLA DRAM MCM40200